

[www.emlinux.co.kr](http://www.emlinux.co.kr)

# U-BOOT

**bsplinux**

-.

emlinux가 가 ,

.

.

.

가 .

.

.

가 ,

.

.

# J-BOOT

❖ ➤ <http://sourceforge.net/project/u-boot>

❖ ➤  
    ✓ **bzip2 -d u-boot-0.4.0.tar.bz2**

➤ **tar**

    ✓ **tar -xvf u-boot-0.4.0.tar**

❖ ➤ **make clobber => make clean**

➤ **make smdk2410\_config => arch. & board**

    ✓ **(TOPDIR)/include/arm/configs/smdk2410.h -> (TOPDIR)/include/config.h**

➤ **make**

❖ **(top directory)**

➤ **uboot => ELF format**

➤ **u-boot.bin => binary format**

➤ **u-boot.srec => S.recode format (motorola serial downloading image file)**

➤ **Make u-boot.dis => dis-assembler**

# U-BOOT

U-boot-0.4.0	board	.board
	common	.architecture
	cpu	.architecture
	disk	.Code for disk drive partition handling
	doc	.uboot
	driver	. driver
	dtb	. sensor( ) driver
	examples	.uboot test
	fs	.uboot file system
	include	.header file
	Lib_arm	.arm architecture
	net	.network
	post	.Power On Self Test
	rtc	.real time clock driver
	tool	.Tools to build S-Record or U-Boot images, etc.



# J-BOOT hardware point

## ❖ Boot loader      handling      hardware list

- core
  - ✓ Processor mode
  - ✓ Interrupt
  - ✓ Cache,mmu
- SOC
  - ✓ Interrupt,watchdog
  - ✓ Clock
  - ✓ Memory interface(dram controller)
  - ✓ TIMER
  - ✓ UART
  - ✓ RTC
- - ✓ Flash
  - ✓ NAND Flash
  - ✓ Ethernet controller
  - ✓ RTC
  - ✓ LCD Controller
  - ✓ Keyboard controller

## Board (smdk2410->atb-2410x)(1)

### ❖ Board directory 가

- (TOPDIR)/board sub -borad .
- ✓ 가 .
- ✓ Board smdk2410 re-name .
- ✓ Ex)(TOPDIR)/board/atb2410

### ❖ Board header file

- 가 (TOPDIR)/include/configs/smdk2410.h
- re-name(ex: atb2410.h)
- ✓ #define CONFIG\_SMDK2410 1 => #define CONFIG\_ATB2410 1
- ✓ (TOPDIR)/cpu/arm920t/interrupts file get\_tbclk() CONFIG\_ATB2410 가

### ❖ (TOPDIR)Makefile

- smdk2410\_config: unconfig
- @./mkconfig \$(@:\_config=) arm arm920t smdk2410

atb2410\_config: unconfig

@./mkconfig \$(@:\_config=) arm arm920t atb2410

# Board (smdk2410->atb-2410x)(2)

❖ (TOPDIR)/include/configs/Atb2410.h (sdram 32Mbyte, flash sst(39VF160) 2Mbyte)

```

#define CONFIG_INIT_CRITICAL                /* undef for developing(dram loading ) */

#define CONFIG_ARM920T                      1          /* This is an ARM920T Core          */
#define CONFIG_S3C2410                      1          /* in a SAMSUNG S3C2410 SoC        */
/*#define CONFIG_SMDK2410                  1*/          /* on a SAMSUNG SMDK2410 Board    */
#define CONFIG_ATB2410                      1

/* input clock of PLL */
#define CONFIG_SYS_CLK_FREQ 12000000        /* the SMDK2410 has 12MHz input clock */
                                           @ atb2410 12Mhz clock

#define USE_920T_MMU                        1

#undef CONFIG_USE_IRQ                      /* we don't need IRQ/FIQ stuff */
                                           @ IRQ

/*
 * Size of malloc() pool
 */
                                           @ 128kbyte
#define CFG_MALLOC_LEN                      (CFG_ENV_SIZE + 128*1024)

```



# Board (smdk2410->atb-2410x)(3)

## ❖ (TOPDIR)/include/configs/ Atb2410.h

```

/* Hardware drivers */
#define CONFIG_DRIVER_CS8900 1 @ cs8900
/*#define CS8900_BASE 0x19000300*/ @ cs8900 base address
#define CS8900_BASE 0x18000300 @ test
#define CS8900_BUS16 1 @ 16bit data-bus

/*
 * select serial console configuration
 */
#define CONFIG_SERIAL1 1 @ console s3c2410 UART0

/*****
 * RTC
 *****/
#define CONFIG_RTC_S3C24X01 @ s3c2410 RTC

/* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE @ not used
#define CONFIG_BAUDRATE 115200 @ console UART baud rate

```



# Board (smdk2410->atb-2410x)(4)

## ❖ (TOPDIR)/include/configs/ Atb2410.h

```
/* Command definition*/
```

```
#define CONFIG_COMMANDS \
```

(CONFIG_CMD_DFL	\	@ default configs
CFG_CMD_CACHE	\	@ icache,dcache command
CFG_CMD_REGINFO	\	@ register information command
CFG_CMD_DATE	\	@ RTC ,date,time command
CFG_CMD_ELF)		

```
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
```

```
#include <cmd_confdefs.h>
```

```
#define CONFIG_BOOTDELAY 3 @ boot delay 3
```

```
/*#define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,9600" */
```

```
/*#define CONFIG_ETHADDR 08:00:3e:26:0a:5b */
```

```
#define CONFIG_NETMASK 255.255.255.0
```

```
#define CONFIG_IPADDR 10.0.0.110
```

```
#define CONFIG_SERVERIP 10.0.0.1
```

```
/*#define CONFIG_BOOTFILE "elinos-lart" */
```

```
/*#define CONFIG_BOOTCOMMAND "tftp; bootm" */
```

# Board (smdk2410->atb-2410x)(5)

## ❖ (TOPDIR)/include/configs/ Atb2410.h

```

#define CFG_LONGHELP                                @ command help
/*#define CFG_PROMPT                                @ prompt text
#define CFG_PROMPT                                "ATB2410 # "
#define CFG_CBSIZE                                256                                @ console I/O buffer
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) @ print buffer size
#define CFG_MAXARGS                                16                                @ command
#define CFG_BARGSIZE                                CFG_CBSIZE                                @ boot Argument buffer size
#define CFG_MEMTEST_START                          0x30000000 @ sdram memory start test addr.
/*#define CFG_MEMTEST_END                          0x33F00000*/ @ sdram memory end addr.(63M)
#define CFG_MEMTEST_END                            0x31F00000 @ atb2410 ->31Mbyte
                                                    @ 1Mbyte boot loader
#undef CFG_CLKS_IN_HZ                                @ not used
/*#define CFG_LOAD_ADDR                            0x33000000*/ /* default load address */
#define CFG_LOAD_ADDR                            0x31000000
/* the PWM Timer 4 uses a counter of 15625 for 10 ms, so we need */
/* it to wrap 100 times (total 1562500) to get 1 sec. */
#define CFG_HZ                                    1562500 @ 1sec
/* valid baudrates */
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } @ 가 baud rate

```

# Board (smdk2410->atb-2410x)(6)

## ❖ (TOPDIR)/include/configs/ Atb2410.h

```

/ * Stack sizes
*
* The stack sizes are set up in start.S using the settings below
*/

#define CONFIG_STACKSIZE      (128*1024)          /* regular stack */
#ifdef CONFIG_USE_IRQ
#define CONFIG_STACKSIZE_IRQ (4*1024)            /* IRQ stack */
#define CONFIG_STACKSIZE_FIQ (4*1024)            /* FIQ stack */
#endif

/*-----
* Physical Memory Map
*/

#define CONFIG_NR_DRAM_BANKS      1                /* we have 1 bank of DRAM */
#define PHYS_SDRAM_1              0x30000000 /* SDRAM Bank #1 */
/*#define PHYS_SDRAM_1_SIZE      0x04000000 /* 64 MB */
#define PHYS_SDRAM_1_SIZE      0x02000000 /* 32 MB */

#define PHYS_FLASH_1              0x00000000 /* Flash Bank #1 */
#define CFG_FLASH_BASE            PHYS_FLASH_1

```



# Board (smdk2410->atb-2410x)(7)

## ❖ (TOPDIR)/include/configs/ Atb2410.h

```

/ * FLASH and environment organization */

/*#define CONFIG_AMD_LV400      1          /* uncomment this if you have a LV400 flash */
#if 0
#define CONFIG_AMD_LV800      1          /* uncomment this if you have a LV800 flash */
#endif*/

#define CFG_MAX_FLASH_BANKS  1          /* max number of memory banks */
/*#ifdef CONFIG_AMD_LV800*/
/*#define PHYS_FLASH_SIZE      0x00100000*/ /* 1MB */
#define PHYS_FLASH_SIZE      0x00200000 /* 2MB */
/*#define CFG_MAX_FLASH_SECT  (19)        /* max number of sectors on one chip */
#define CFG_MAX_FLASH_SECT  (32)        /* 39VF160 64K x 32 = 2Mbyte*/
/*#define CFG_ENV_ADDR        (CFG_FLASH_BASE + 0x0F0000) /* addr of environment */
#define CFG_ENV_ADDR        (CFG_FLASH_BASE + 0x1F0000) /* 64Kbyte*/
/*#endif

#ifdef CONFIG_AMD_LV400
#define PHYS_FLASH_SIZE      0x00080000 /* 512KB */
#define CFG_MAX_FLASH_SECT  (11)        /* max number of sectors on one chip */
#define CFG_ENV_ADDR        (CFG_FLASH_BASE + 0x070000) /* addr of environment */
#endif*/

```

## Board (smdk2410->atb-2410x)(8)

❖ (TOPDIR)/include/configs/ Atb2410.h

```
/* timeout values are in ticks */
```

```
#define CFG_FLASH_ERASE_TOUT (5*CFG_HZ)          /*5sec, Timeout for Flash Erase */
```

```
#define CFG_FLASH_WRITE_TOUT (5*CFG_HZ)          /*5sec,Timeout for Flash Write */
```

```
#define CFG_ENV_IS_IN_FLASH 1                    @ flash ( :eeprom,nvram )
```

```
#define CFG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */  
@ 64Kbyte
```

```
#endif /* __CONFIG_H */
```

## Board (smdk2410->atb-2410x)(9)

❖ (TOPDIR)/board/atb2410/ config.mk

```
#  
# SMDK2410 has 1 bank of 64 MB DRAM  
# atb2410 has 1 bank of 32 MB DRAM  
# 3000'0000 to 3400'0000  
# 3000'0000 to 3200'0000  
# Linux-Kernel is expected to be at 3000'8000, entry 3000'8000  
# optionally with a ramdisk at 3080'0000  
#  
# we load ourself to 33F8'0000  
# we load ourself to 31F8'0000  
# download area is 3300'0000  
# download area is 3100'0000  
  
/*TEXT_BASE = 0x33F80000*/  
TEXT_BASE = 0x31F80000          /* u-boot sdram start address*/
```



## J-boot.lids(1) – (TOPDIR)/board/smdk2410/u-boot.lids

❖ Start.S (TOPDIR)/board/smdk2410/u-boot.lids  
LD(loader&Linker) input ,object

❖

```
OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
/*OUTPUT_FORMAT("elf32-arm", "elf32-arm", "elf32-arm")*/
OUTPUT_ARCH(arm)
ENTRY(_start)
SECTIONS
{
    . = 0x00000000;
    . = ALIGN(4);
    .text :
    {
        cpu/arm920t/start.o (.text)
        *(.text)
    }
    . = ALIGN(4);
    .rodata : { *(.rodata) }
    . = ALIGN(4);
    .data : { *(.data) }
    . = ALIGN(4);
    .got : { *(.got) }
    armboot_end_data = .;
    . = ALIGN(4);
    .bss : { *(.bss) }
    armboot_end = .;
}
```

## J-boot.Ids(2) – (TOPDIR)/cpu/arm920t/start.S

- ❖ OUTPUT\_FORMAT ELF32 little endian
- ❖ OUTPUT\_ARCH binary CPU architecture ARM
- ❖ ENTRY point Program 가 , "\_start"
- ❖ SECTIONS ,text,rodata,data,got,bss section
  - .text :
  - .rodata: read-only data (const )
  - .data: initialized data
  - .got: global offset table
  - .bss: uninitialized data
- ❖ dot `.' address point
  - address point 가 .
- ❖ `\*' , `\*(.text)' `.text'
- ❖ 0x00000000 4byte text section
- ❖ U-boot Entry point \_start
- ❖ \_start (TOPDIR)/cpu/arm920t/start.S
- ❖ TEXT\_BASE Linker symbol
- ❖ Power가 on 0x00 ( ,flash) memory flash
- dram relocate dram
- ❖ Symbol TEXT\_BASE 가 , dram relocate
- offset branch .(B,BL,ADR)

**(TOPDIR)/CPU/arm920t directory**

**Stats.S**

**Cpu.c**

**Speed.c**

**Interrupts.c**

**Serial.c**



# Start.S (1) – (TOPDIR)/cpu/arm920t/start.S

## ❖ ARM process power on(reset) actions

- r14\_svc(lr) <= value
- SPSR\_svc <= CPSR( mode)
- CPSR[4:0] <= 0b10011(Supervisor mode)
- CPSR[5] <= 0 (T bit = ARM state)
- CPSR[6] <= 1 (F bit)
- CPSR[7] <= 1 (I bit)
- PC = 0x0 (Vector Table)

## ❖ Supervisor mode,arm state,pc 0x0 Linker script file entry point '\_start' 가 .

.globl \_start

@ flash start

\_start: b reset

@ offset jump

dram

ldr pc, \_undefined\_instruction

ldr pc, \_software\_interrupt

ldr pc, \_prefetch\_abort

ldr pc, \_data\_abort

ldr pc, \_not\_used

ldr pc, \_irq

ldr pc, \_fiq

# Start.S (2) – (TOPDIR)/cpu/arm920t/start.S

## ❖ .global \_start

- Linker '\_start' symbol export .

## ❖ \_start instruction 'b reset' reset branch

reset 가 .


## ❖ ARM exception routine

exception branch .

- \_undefined\_instruction
- \_software\_interrupt
- \_prefetch\_abort
- \_data\_abort
- \_not\_used
- \_irq
- \_fiq

# Start.S (3) – (TOPDIR)/cpu/arm920t/start.S

## ❖ CPSR



## ❖ MODE

M[4:0]	Mode	Accessible registers
0b10000	User	PC, R14 to R0, CPSR
0b10001	FIQ	PC, R14_fiq to R8_fiq, R7 to R0, CPSR, SPSR_fiq
0b10010	IRQ	PC, R14_irq, R13_irq, R12 to R0, CPSR, SPSR_irq
0b10011	Supervisor	PC, R14_svc, R13_svc, R12 to R0, CPSR, SPSR_svc
0b10111	Abort	PC, R14_abt, R13_abt, R12 to R0, CPSR, SPSR_abt
0b11011	Undefined	PC, R14_und, R13_und, R12 to R0, CPSR, SPSR_und
0b11111	System	PC, R14 to R0, CPSR (ARM architecture v4 and above)



# Start.S (3) – (TOPDIR)/cpu/arm920t/start.S

❖ Reset () => mode setting      interrupt disable

```
reset:/*set the cpu to SVC32 mode*/
```

mrs	r0,cpsr	@ cpsr      r0
bic	r0,r0,#0x1f	@ Mode bit    clear
orr	r0,r0,#0xd3	@ interrupt    disable,supervisor mode
msr	cpsr,r0	@ r0          cpsr

```
#if defined(CONFIG_S3C2400)
```

#define pWTCON	0x15300000	@ turn off the watchdog
#define INTMSK	0x14400008	@ Interrupt-Controller base addresses
#define CLKDIVN	0x14800014	@ clock divisor register
#elif defined(CONFIG_S3C2410)		
#define pWTCON	0x53000000	@ Watchdog Timer Mode
#define INTMSK	0x4A000008	@ Interrupt Mask Control
#define INTSUBMSK	0x4A00001C	@ Interrupt sub mask
#define CLKDIVN	0x4C000014	@ clock divisor Control
#endif		

# Start.S (4) – (TOPDIR)/cpu/arm920t/start.S

❖ Reset () => Watchdog disable & all interrupt source masking

```

ldr      r0, =pWTCON          @ 0x53000000
mov      r1, #0x0
str      r1, [r0]             @ watchdog timer  disable

/*
 * mask all IRQs by setting all bits in the INTMR - default
 */
mov      r1, #0xffffffff
ldr      r0, =INTMSK          @ 0x4A000008
str      r1, [r0]             @ interrupt      masking      .(disable)

#if defined(CONFIG_S3C2410)
ldr      r1, =0x3ff
ldr      r0, =INTSUBMSK       @ 0x4A00001C
str      r1, [r0]             @ cpu가 s3c2410      sub interrupt  masking

#endif

```

# Start.S (5) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Reset () => Clock setting

- CLKDIVN (CLOCK DIVIDER CONTROL REGISTER) 0x4C000014
  - ✓ [2] reserved
  - ✓ [1] HDIVN : 0 [HCLK = FCLK], 1 [HCLK = FCLK/2]
  - ✓ [0] PDIVN : 0 [PCLK = HCLK], 1 [PCLK = HCLK/2]
- FCLK,HCLK,and PCLK
  - ✓ FCLK : ARM920T
  - ✓ HCLK : AHB bus .(memory ,interrupt ,LCD ,DMA, USB Host controller)
  - ✓ PCLK : APB bus .(WDT,IIS,I2C,PWM timer,MMC,ADC,UART,GPIO,RTC,SPI)

HDIVN	PDIVN	FCLK	HCLK	PCLK	Divide Ratio
0	0	FCLK	FCLK	FCLK	1:1:1(default)
0	1	FCLK	FCLK	FCLK/2	1:1:2
1	0	FCLK	FCLK/2	FCLK/2	1:2:2
1	1	FCLK	FCLK/2	FCLK/4	1:2:4 (recommended)

- POWER MODE = NORMAL MODE      FCLK = MPLL clock(Mpll)
  - ✓ PLL Control Register(MPLLCON and UPLLCON)
  - ✓  $Mpll = (m * Fin) / (p * 2^s)$
  - ✓  $m = (MDIV + 8)$ ,  $p = (PDIV + 2)$ ,  $s = SDIV$ ,  $Fin =$



# Start.S (5) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Reset () => Clock setting

- MPLLCON 0x4c000004
  - ✓ [19:12] => MDIV(Main divider) : initial value (0x5c)
  - ✓ [9:4] => PDIV(pre-divider control) : initial value (0x08)
  - ✓ [1:0] => SDIV(Post divider control) : initial value (0x00)
- $Mpll = (m * Fin) / (p * 2^s)$ 
  - ✓  $m = (0x5c + 8)$ ,  $p = (0x08 + 2)$ ,  $s = 0x00$ ,  $Fin = 12Mhz$
  - ✓  $Mpll = (m(100) * Fin(12Mhz)) / (p(10) * 2^0) \Rightarrow 1200Mhz / 10 \Rightarrow 120Mhz$
  - ✓ FCLK = 120Mhz

```
/* FCLK:HCLK:PCLK = 1:2:4 */
/* default FCLK is 120 MHz ! */
```

```
ldr      r0, =CLKDIVN           @ 0x4C000014
mov      r1, #3                 @ HDIVN,PDIVN      1  setting
str      r1, [r0]               @ FCLK:HCLK:PCLK = 1:2:4 (120M:60M:30MHz)
```

```
#ifdef CONFIG_INIT_CRITICAL      @ (TOPDIR)/include/configs/smdk2410.h
    bl      cpu_init_crit        @ sub routine cpu_init_crit
#endif
```

Start.S (6) - (TOPDIR)/cpu/arm920t/start.S

➤ **<MCR|MRC>{cond} p#,<expression1>,Rd,cRn,cRm{,<expression2>}**

- ✓ MRC : coprocessor register    CPU register                    (L=1)
- ✓ MCR : CPU register        coprocessor register                    (L=0)
- ✓ {cond} : Two character condition mnemonic
- ✓ p# : coprocessor
- ✓ <opcode\_1> : coprocessor-specific opcode. <opcode\_1>                    0
- ✓ Rd : CPU register number
- ✓ cRn and cRm : coprocessor register numbers
- ✓ <opcode\_2> : coprocessor-specific opcode.

- ✓ REGISTER1(c1) : CONTROL REGISTER => page 2-10
- ✓ REGISTER7(c7) : CACHE OPERATIONS => page 2-15
- ✓ REGISTER8(c8) : TLB OPERATIONS => page 2-18

# Start.S (7) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Cpu\_init\_crit () => Memory initialize (1)

cpu\_init\_crit:-

mov	r0, #0	@ flush: , .
mcr	p15, 0, r0, c7, c7, 0	@ flush v4 I/D caches
mcr	p15, 0, r0, c8, c7, 0	@ flush v4 TLB
		@ s3c2410 datasheet p2-4
mrc	p15, 0, r0, c1, c0, 0	@ disable MMU stuff and caches
bic	r0, r0, #0x00002300	@ clear bits 13, 9:8 (--V- --RS)
bic	r0, r0, #0x00000087	@ clear bits 7, 2:0 (B--- -CAM)
orr	r0, r0, #0x00000002	@ set bit 2 (A)
orr	r0, r0, #0x00001000	@ set bit 12 (I) I-Cache enable
mcr	p15, 0, r0, c1, c0, 0	
mov	ip, lr	@ BL lr ip
bl	memsetup	@ SDRAM initialize sub routine .
mov	lr, ip	@ sub routine pc -
mov	pc, lr	@ ip lr .
		@ lr pc , return .



```

#define BWSCON                                0x48000000
/* BWSCON */
#define DW8                                  (0x0)
#define DW16                                (0x1)
#define DW32                                (0x2)
#define WAIT                                (0x1<<2)
#define UBLB                                (0x1<<3)

#define B1_BWSCON                            (DW32) /* bank 1 32bit data bus width */
#define B2_BWSCON                            (DW16)
#define B3_BWSCON                            (DW16 + WAIT + UBLB)
#define B4_BWSCON                            (DW16)
#define B5_BWSCON                            (DW16)
#define B6_BWSCON                            (DW32)
#define B7_BWSCON                            (DW32)

/* BANK0CON */
#define B0_Tacs                              0x0      /* 0clk */
#define B0_Tcos                              0x0      /* 0clk */
#define B0_Tacc                              0x7      /* 14clk */
#define B0_Tcoh                              0x0      /* 0clk */
#define B0_Tah                              0x0      /* 0clk */
#define B0_Tacp                              0x0
#define B0_PMC                              0x0      /* normal */

```

# memsetup.S (2) – (TOPDIR)/board/smdk2410/memsetup.S

❖ memsetup() => Memory Bank initialize(Bank0 – Bank7)

```

/* BANK1CON */
#define B1_Tacs          0x0          /* 0clk */
#define B1_Tcos          0x0          /* 0clk */
#define B1_Tacc          0x7          /* 14clk */
#define B1_Tcoh          0x0          /* 0clk */
#define B1_Tah           0x0          /* 0clk */
#define B1_Tacp          0x0
#define B1_PMC           0x0

/* BANK2CON */
...

/* BANK3CON */
#define B3_Tacs          0x0          /* 0clk */
#define B3_Tcos          0x3          /* 4clk */
#define B3_Tacc          0x7          /* 14clk */
#define B3_Tcoh          0x1          /* 1clk */
#define B3_Tah           0x0          /* 0clk */
#define B3_Tacp          0x3          /* 6clk */
#define B3_PMC           0x0          /* normal */

/* BANK4CON */
...

/* BANK5CON */
...

```

# memsetup.S (1) – (TOPDIR)/board/smdk2410/memsetup.S

❖ memsetup() => Memory Bank initialize(Bank0 – Bank7)

@ K4S561632C-TC75 133Mhz

@ clock cycle 7.5ns(1/133M), Trcd(RAS to CAS delay) 20ns, Trp(row precharge time) 20ns

@ Trc (Row Cycle Time) 65ns, Refresh period 64ms, row addr. Ra0 – Ra12 , column addr. Ca0 – Ca8

```
#define B6_MT                0x3          @ SDRAM select
#define B6_Trcd              0x1          @ 20ns / 7.5ns => 2.66 cycle=>3cycle
#define B6_SCAN              0x1          @ column addr. Ca0 – Ca8 => 9bit

#define B7_MT                0x3          @ SDRAM select
#define B7_Trcd              0x1          @ 20ns / 7.5ns => 2.66 cycle=>3cycle
#define B7_SCAN              0x1          @ column addr. Ca0 – Ca8 => 9bit

/* REFRESH parameter */
#define REFEN                0x1          @ Refresh enable
#define TREFMD               0x0          @ CBR(CAS before RAS)/Auto refresh
#define Trp                  0x0          @ 20ns / 7.5ns => 2.66 cycle=>3cycle ?? 2 clk
#define Trc                  0x3          @ 65ns / 7.5ns => 8.66 cycle => 9cycle ?? 7clk
#define Tchr                  0x2          @ 3clk , reserved

@??

/* period=15.6us(1/64ms), HCLK=60Mhz, (2048+1-15.6*60) */
#define REFCNT                1113
```



# memsetup.S (5) – (TOPDIR)/board/smdk2410/memsetup.S

❖ memsetup() => Memory Bank initialize(Bank0 – Bank7)

\_TEXT\_BASE:

```

.word TEXT_BASE
.globl memsetup
memsetup:
    @ Linker 'memsetup' symbol export
    @ memory control configuration
    @ SMRDATA memory가 가 flash
    @ r0 . flash _start offset
    @ ex) SMRDATA(33f80420) - TEXT_BASE(33f80000) = 0x00000420
    ldr r0, =SMRDATA @ literal pools data (=)address r0
    ldr r1, _TEXT_BASE @ _TEXT_BASE address r1
    sub r0, r0, r1 @ r0
    ldr r1, =BWSCON @ Bus Width Status Control Register base address r1
    add r2, r0, #13*4 @ 13 word Register r0 register r2
    0: @ ,13 loop compare setting(end address)
    ldr r3, [r0], #4 @ r0가 가 address r3 r0 4 가
    str r3, [r1], #4 @ r1 가 address r3 r1 4 가
    cmp r2, r0 @ r2,r0 CPSR setting
    bne 0b @ loop ,13 memory
    mov pc, lr @ memsetup cpu_init_crit

```

# memsetup.S (4) – (TOPDIR)/board/smdk2410/memsetup.S

❖ **memsetup()** => **Memory Bank initialize(Bank0 – Bank7)**

@ **0x00000420**

SMRDATA:

```
.word (0+(B1_BWSCON<<4)+(B2_BWSCON<<8)+(B3_BWSCON<<12)+(B4_BWSCON<<16)+(B5_BWSCON<<20) \
      +(B6_BWSCON<<24)+(B7_BWSCON<<28))
.word ((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC))
.word ((B1_Tacs<<13)+(B1_Tcos<<11)+(B1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC))
.word ((B2_Tacs<<13)+(B2_Tcos<<11)+(B2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC))
.word ((B3_Tacs<<13)+(B3_Tcos<<11)+(B3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC))
.word ((B4_Tacs<<13)+(B4_Tcos<<11)+(B4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC))
.word ((B5_Tacs<<13)+(B5_Tcos<<11)+(B5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC))
.word ((B6_MT<<15)+(B6_Trtd<<2)+(B6_SCAN))
.word ((B7_MT<<15)+(B7_Trtd<<2)+(B7_SCAN))
.word ((REFEN<<23)+(TREFMD<<22)+(Trp<<20)+(Trc<<18)+(Tchr<<16)+REFCNT)
.word 0x32          @ 128MB/128MB, SCLK   access    active, SDRAM power down mode, burst disable
.word 0x30          @ burst type(Sequential), CAS latency 3
.word 0x30          @ burst type(Sequential), CAS latency 3
```

# Start.S (8) – (TOPDIR)/cpu/arm920t/start.S

❖ relocate() => armboot ram

```

relocate:                                @ relocate armboot to RAM
                                         @ _start ldr      0x33f80000      .memory
                                         @ memory      가      flash      loading
                                         @ => SUB r0, PC, #offset to _Start ,_start      address
    adr      r0, _start
    ldr      r2, _armboot_start @ _start address (0x33f80000),system.map
    ldr      r3, _armboot_end   @ armboot_end(0x33f995c8), linker script

    sub      r2, r3, r2         @ r2 <- armboot memory size
    ldr      r1, _TEXT_BASE     @ r1 <- destination address
    add      r2, r0, r2         @ r2 <- source end address
/*
 * r0 = source address
 * r1 = target address
 * r2 = source end address
 */

copy_loop:
    ldmia    r0!, {r3-r10}      @ r0가 가      address      r3-r10      ,write back
    stmia    r1!, {r3-r10}      @ r1 가      address      r3-r10      ,write back
    cmp      r0, r2             @ destination address가 source end address      check
    ble      copy_loop          @ armboot memory size      loop      .
  
```



# Start.S (9) – (TOPDIR)/cpu/arm920t/start.S

- ❖ `relocate()` => stack address      "c" routine      jump
- ❖ Stack point      3word      abort exception
- exception      PC      CPSR      debug
- ❖ Stack point      C routine      board.c
- start\_armboot      branch      .


```

/*CONFIG_STACKSIZE      (128*1024), (TOPDIR)/include/configs/smdk2410.h*/
/* set up the stack */
    ldr    r0, _armboot_end           @armboot_end, linker script
    add    r0, r0, #CONFIG_STACKSIZE
    sub    sp, r0, #12               @ leave 3 words for abort-stack
    ldr    pc, _start_armboot        @ dram  start_armboot brach
                                     @      dram      .
_start_armboot:    .word start_armboot @ (TOPDIR)/lib_arm/board.c

```

# Start.S (9) – (TOPDIR)/cpu/arm920t/start.S

❖ `relocate() => map(smdk2410)`



## Start.S (10) – (TOPDIR)/cpu/arm920t/start.S

❖ **Start\_armboot** 가 **exception routine** .

❖ **Arm** 가 **exception** 가 .

➤ Undefined instruction exception

➤ IRQ exception

➤ 가 .



# Start.S (11) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Undefined instruction exception

- coprocessor 가 .
- instruction .
- **CPU actions**
  - ✓ r14\_und = undefined instruction + 4
  - ✓ SPSR\_und = CPSR
  - ✓ CPSR[5:0] = 0b011011
  - ✓ CPSR[6] = unchanged
  - ✓ CPSR[7] = 1
  - ✓ PC = 0x4

```
/* exception handlers*/
```

```
@ 2 5 , 32byte .
```

```
@ 0 .
```

```
.align 5
```

```
undefined_instruction:
```

```
get_bad_stack
```

```
@ macro
```

```
bad_save_user_regs
```

```
@ macro
```

```
bl do_undefined_instruction
```

```
@ C routine
```

# Start.S (12) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Macro get\_bad\_stack

```

.macro get_bad_stack                                @ und mode
ldr        r13, _armboot_end                       @ r13_und      armboot_end address  load
add        r13, r13, #CONFIG_STACKSIZE             @ r13_und <= r13_und + 128Kbyte
sub        r13, r13, #8                             @ r13_und <= r13_und - 8

str        lr, [r13]                                @ r13_und      가 가      address  lr_und
mrs        lr, spsr                                 @ r13_und      가 가      address  4
str        lr, [r13, #4]                            @ address  spsr_und
@ mode7 supervisor mode
mov        r13, #MODE_SVC                          @ r13_und      SVC-Mode value
msr        spsr, r13                               @ spsr_und    r13_und
mov        lr, pc                                  @ lr_und      pc      8
movs       pc, lr                                  @ SVS      instruction  pc
.endm

@      undefined exception      , undefined instruction      CPSR
@      PC      stack      2word  lr_und,spsr_und
@      supervisor mode
@ *_und  undefined excetion      , macro      exception

```

# Start.S (13) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Macro bad\_save\_user\_regs

```
.macro bad_save_user_regs                                @ SVC mode
sub      sp, sp, #S_FRAME_SIZE                          @ stack point (sp_SVC) 72(18words)
stmia    sp, {r0 - r12}                                  @ r0-r12 stack
ldr      r2, _armboot_end                                @ r2 armboot_end address load
add      r2, r2, #CONFIG_STACKSIZE                      @ r2 <= r2 + 128Kbyte
sub      r2, r2, #8                                       @ r2 <= r2 - 8
ldmia    r2, {r2 - r3}                                    @ pc(lr_und) -> r2 , cpsr(spsr_und) -> r3
add      r0, sp, #S_FRAME_SIZE                          @ stack point(sp_SVC) + S_FRAME_SIZE -> r0

add      r5, sp, #S_SP                                    @ r0-r12 stack
mov      r1, lr                                           @ lr_SVC -> r1
stmia    r5, {r0 - r3}                                    @ sp_SVC, lr_SVC, pc, cpsr stack
mov      r0, sp                                           @ base address r0

.endm

@ undefined instruction r0-r12,sp,lr,pc,cpsr stack
@ base address r0 do_undefined_instruction()
@ do_undefined_instruction() -> (TOPDIR)/cpu/arm920t/interrupts.c
```



- ❖ Do\_undefined\_instruction
- ❖ Pt\_regs                      Stack                      가
- ❖ Exception                      .


(TOPDIR)/include/asm-arm/proc-armv/ptrace.h

```
struct pt_regs {
    long uregs[18];
};
```

(TOPDIR)/cpu/arm920t/interrupts.c

```
void do_undefined_instruction (struct pt_regs *pt_regs)
{
    printf ("undefined instruction\n");
    show_regs (pt_regs);
    bad_mode ();
}
```

# Start.S (15) – (TOPDIR)/cpu/arm920t/interrupts.c



USER –mode(exception )

Undefined instruction mode

SVC –mode

# Start.S (11) – (TOPDIR)/cpu/arm920t/start.S

## ❖ IRQ exception

- IRQ pin active
- **CPU actions**
  - ✓ r14\_irq = address of next inst. to be executed + 4
  - ✓ SPSR\_irq = CPSR
  - ✓ CPSR[5:0] = 0b010010
  - ✓ CPSR[6] = unchanged
  - ✓ CPSR[7] = 1
  - ✓ PC = 0x18

```
irq:      .align      5
          get_irq_stack
          irq_save_user_regs
          bl          do_irq
          irq_restore_user_regs
```



# Start.S (12) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Macro get\_irq\_stack

```

#ifdef CONFIG_USE_IRQ
/* IRQ stack memory (calculated at run-time) */
.globl IRQ_STACK_START
IRQ_STACK_START:
    .word    0x0badc0de
    @ (TOPDIR)/cpu/arm920t/cpu.c cpu_init()
    @ (TOPDIR)/lib_arm/board.c start_armboot()    interrupt    enable

int cpu_init (void)
{
    /* setup up stack if necessary
    @ (TOPDIR)/include/configs/smdk2410.h
    @ CONFIG_STACKSIZE_IRQ ,_FIQ(4*1024)
#ifdef CONFIG_USE_IRQ
        IRQ_STACK_START = _armboot_end +
            CONFIG_STACKSIZE + CONFIG_STACKSIZE_IRQ - 4;
        FIQ_STACK_START = IRQ_STACK_START + CONFIG_STACKSIZE_FIQ;
        _armboot_real_end = FIQ_STACK_START + 4;
#else
        _armboot_real_end = _armboot_end + CONFIG_STACKSIZE;
#endif
    /* CONFIG_USE_IRQ */
    return (0);
}

```

# Start.S (13) – (TOPDIR)/cpu/arm920t/start.S

## ❖ Macro irq\_save\_user\_regs

```

.macro get_irq_stack                                @ setup IRQ stack
    ldr      sp, IRQ_STACK_START
.endm

.macro irq_save_user_regs
sub    sp, sp, #S_FRAME_SIZE        @ stack point (sp_irq) 72(18words)
stmia  sp, {r0 - r12}               @ r0-r12 stack
add    r8, sp, #S_PC                 @ R8 <- sp_irq + S_PC(60)
stmdb  r8, {sp, lr} ^               @ sp_usr, lr_usr r8 가 stack point-12
str    lr, [r8, #0]                 @ r8 가 stack point lr_irq
mrs    r6, spsr                    @ (r8 + 4)가 stack point spsr_irq
str    r6, [r8, #4]                 @ (r8 + 8)가 stack point R0 (OLD_R0)
str    r0, [r8, #8]
mov    r0, sp                       @ base address r0
.endm

```

# Start.S (14) – (TOPDIR)/cpu/arm920t/start.S


## ❖ Macro irq\_restore\_user\_regs

```
void do_irq (struct pt_regs *pt_regs)
{
    printf ("interrupt request\n");
    show_regs (pt_regs);
    bad_mode ();
}
```

.macro	irq_restore_user_regs				
ldmia	sp, {r0 - lr} ^	@ user mode	r0-lr	stack	
mov	r0, r0	@ dummy instruction			
ldr	lr, [sp, #S_PC]	@ stack	lr_irq	lr_irq	,lr_irq =>
add	sp, sp, #S_FRAME_SIZE	@ sp_irq	stack	.	
subs	pc, lr, #4	@ spsr_irq	cpsr	return	.
.endm					



# Start.S (15) – (TOPDIR)/cpu/arm920t/interrupts.c



USER -mode(IRQ )

IRQ mode

USER -mode

# Start.S (16) – (TOPDIR)/cpu/arm920t/start.S

❖ Void reset\_cpu(ulong addr)

```

        .align      5
        .globl reset_cpu
reset_cpu:

#ifdef CONFIG_S3C2400                                @ 2410
        ....

#else /* ! CONFIG_S3C2400 */
        mov     ip, #0
        mcr     p15, 0, ip, c7, c7, 0                @ I&D cache flush
        mcr     p15, 0, ip, c8, c7, 0                @ I&D TLB (v4) flush
        mrc     p15, 0, ip, c1, c0, 0                @ get ctrl register
        bic     ip, ip, #0x000f                       @ Little endian, data cache, fault check, mmu disable
        bic     ip, ip, #0x2100                       @ exception -> low address, inst. Cache disable
        mcr     p15, 0, ip, c1, c0, 0                @ ctrl register
        mov     pc, r0                                @ r0가 0 software reset
#endif /* CONFIG_S3C2400 */

```



- 



- 가



## (2)

- ❖ **Asms** **output, input, clobber** **clobber가**  
**clobber** **(:)** **가**  
**input,clobber가** **output** **output,clobber** **input**  
**input**

➤ `__asm__ __volatile__ (asms : output: : clobber);`

- ❖  
 ➤ **asms** **AT&T**  
**가** **gasm** **gasm**  
 ➤ **(:)** **(\n)**  
 ➤ **%0,%1** **input,output** **Output**  
**input** **%0,%1,...** **가**  
 ➤ **가** **\t\n**

❖ **OUTPUT/INPUT**

- **Output,input constraints**
- **Constraints** **가** **modifier**

(3)

## ❖ Constraints(gnu- gcc manual , info gcc)

- "m" : 가
- "o" : 가
- "V" : 가
- "<" : ( .)
- ">" : 가( 가 가 .)
- "r" :
- "d","a","f",... :
- "l" : immediate . .
- "n" : immediate . "i" "n" .
- "I","J","K",..."P" :
- "E" : immediate 가 .
- "F" : immediate
- "G","H" :
- "s" : immediate
- "g" : , immediate

(4)

## ❖ Constraints(gnu- gcc manual , info gcc)

- "0", "1", "2", ... "9" : .
- "p" : . "load address" "push address"
- "Q", "R", "S", ... "U" : .

## ❖ ARM Family Constraints

- "f" : .
- "F" : 0.0, 0.5, 1.0, 2.0, 3.0, 4.0, 5.0, 10.0
- "G" : "F"
- "I" : immediate . 0-255 2
- "J" : -4095 4095 .
- "K" : "I" 1 .
- "L" : "I" (2 )
- "M" : 0 32
- "Q" : .
- "R" : constant pool
- "S" : .



## (5)

### ❖ Modifier(gnu- gcc manual , info gcc)

- "=" : 가 .
- "+" : , 가 . "=" output "+" input/output 가 .  
input
- "&" : "earlyclobber" input  
input
- Gcc input 가 output 가 input 가  
output output input 가  
output 가 input  
input output
- "%" : % 가 .
- "#" : # Constraints .

# Cpu.c (1) – (TOPDIR)/cpu/arm920t/cpu.c

## ❖ Co-processor 15, register #1(control register)

bit	name	function	Value	RST	Int
31	iA bit	Asynchronous clock select	iA:0 nF:0 = FastBus, iA:1 nF:0 = Reserved	0	0
30	nF bit	notFastBus select	iA:0 nF:1 = Sync. , iA:1 nF:1 = Async.	0	0
29:15	-	Reserved	Read = unpredictable write= Should be zero	0...	0...
14	RR bit	Round robin replacement	0= Random , 1= Round robin replacement	0	0
13	V bit	Base location of exception	0= Low addr. , 1= High addr.(hardware)	0,1	0
12	I bit	Instruction cache enable	0= instruction cache disable , 1 = enable	0	1
11:10	-	Reserved	Read = 00 , Write = 00	00	00
9	R bit	ROM protection	S:0 R:0 = no access, S:1 R:1= Reserved	0	0
8	S bit	System protection	S:1 R:0= SVC(read only), User(no access) S:0 R:1= SVC(read only),User(read only)	0	0
7	B bit	Big-endian/little-endian	0 = Little-endian , 1 = big-endian	0	0
6:3	-	Reserved	Read = 1111 , write = 1111	0	0
2	C bit	Data cache enable	0 = data cache disable , 1 = enable	0	0
1	A bit	Alignment fault enable	0 = fault checking disable , 1 = enable	0	1
0	M bit	MMU enable	0 = MMU disable , 1 = enable	0	0

## Cpu.c (2) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – read\_p15\_c1()

- Co-processor 15      register #1      value      return .

```
static unsigned long read_p15_c1 (void)
```

```
{
```

```
    unsigned long value;
```

```
    @ inline asm volatile type
```

```
        __asm__ __volatile__(
```

```
    @ asms :\n
```

```
        "mrc    p15, 0, %0, c1, c0, 0 @ read control reg\n"
```

```
    @ output :                                value .
```

```
        : "=r" (value)
```

```
    @ input : none
```

```
        :
```

```
    @ clobber : input,output                asm
```

```
        .(stack)
```

```
        : "memory");
```

```
#ifdef MMU_DEBUG
```

```
    printf ("p15/c1 is = %08lx\n", value);
```

```
#endif
```

```
    return value;
```

```
}
```



## Cpu.c (3) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – write\_p15\_c1()

- Co-processor 15 register #1 value

```
static void write_p15_c1 (unsigned long value)
{
#ifdef MMU_DEBUG
    printf ("write %08lx to p15/c1\n", value);
#endif

    @ inline asm volatile type
    __asm__ __volatile__(
    @ asms :\n
        "mcr    p15, 0, %0, c1, c0, 0 @ write it back\n"
    @ output : none
        :
    @ input :          value
        : "r" (value)
    @ clobber : input,output          asm
        : "memory");
    @ co-processor 15          #1 read .???
    read_p15_c1 ();
}
```

# Cpu.c (4) – (TOPDIR)/cpu/arm920t/cpu.c

## ❖ cpu.c – cpu\_init()

➤ Interrupt                      IRQ,FIQ    stack                      , armboot                      end address                      .

@ IRQ exception                      .

@ CONFIG\_STACKSIZE                      (128\*1024)                      /\* regular stack \*/

@ CONFIG\_STACKSIZE\_IRQ                      (4\*1024)                      /\* IRQ stack \*/

@ CONFIG\_STACKSIZE\_FIQ                      (4\*1024)                      /\* FIQ stack \*/

int cpu\_init (void)

{

    @ interrupt                      IRQ,FIQ                      stack                      ,  
    @ armboot                      end address                      . (                      interrupt                      .)

#ifdef CONFIG\_USE\_IRQ

    IRQ\_STACK\_START = \_armboot\_end +  
                                CONFIG\_STACKSIZE + CONFIG\_STACKSIZE\_IRQ - 4;

    FIQ\_STACK\_START = IRQ\_STACK\_START + CONFIG\_STACKSIZE\_FIQ;

    \_armboot\_real\_end = FIQ\_STACK\_START + 4;

#else

    \_armboot\_real\_end = \_armboot\_end + CONFIG\_STACKSIZE;

#endif                      /\* CONFIG\_USE\_IRQ \*/

    return (0);

}

## Cpu.c (5) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – cleanup\_before\_linux()

- Linux I/D-cache disable I/D-cache flush .

```
#define C1_DC          (1<<2)          /* dcache off/on */
#define C1_IC          (1<<12)         /* icache off/on */

int cleanup_before_linux (void)
{
    unsigned long i;

    disable_interrupts ();

    @ turn off I/D-cache
    asm ("mrc p15, 0, %0, c1, c0, 0" : "=r" (i));
    i &= ~(C1_DC | C1_IC);
    asm ("mcr p15, 0, %0, c1, c0, 0" : : "r" (i));

    @ flush I/D-cache
    i = 0;
    asm ("mcr p15, 0, %0, c7, c7, 0" : : "r" (i));
    return (0);
}
```



## Cpu.c (6) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – do\_reset()

- Interrupt,mmu,cache disable mmu cache flush 0 pc

```
int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{
    @ start.S      function      extern      .
    extern void reset_cpu (ulong addr);

    @ interrupt (irq/fiq)  disable      .
    disable_interrupts ();

    @ co-processor 15      0x00000000      pc      .
    @ mmu,cache flush  disable      .
    reset_cpu (0);
    /*NOTREACHED*/
    return (0);
}
```

## Cpu.c (7) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – icache\_enable/disable()

- I-cache on/off

```

void icache_enable (void){
    ulong reg;

    reg = read_p15_c1 ();
    cp_delay ();                @ co-processor delay
    write_p15_c1 (reg | C1_IC); @ icache enable
}

void icache_disable (void){
    ulong reg;

    reg = read_p15_c1 ();
    cp_delay ();                @ co-processor delay
    write_p15_c1 (reg & ~C1_IC); @ icache enable
}

int icache_status (void){
    return (read_p15_c1 () & C1_IC) != 0; @ icache on 1 return
}

```

## Cpu.c (8) – (TOPDIR)/cpu/arm920t/cpu.c

### ❖ cpu.c – dcache\_enable/disable()

- d-cache on/off

```
void dcache_enable (void){
    ulong reg;

    reg = read_p15_c1 ();
    cp_delay ();                @ co-processor delay
    write_p15_c1 (reg | C1_DC); @ dcache enable
}

void dcache_disable (void){
    ulong reg;

    reg = read_p15_c1 ();
    cp_delay ();                @ co-processor delay
    reg &= ~C1_DC;
    write_p15_c1 (reg);         @ dcache enable
}

int dcache_status (void){
    return (read_p15_c1 () & C1_DC) != 0; @ dcache가 on 1 return
}
```



# Speed.c (1) – (TOPDIR)/cpu/arm920t/speed.c

## ❖ PLL(1)-CPU PLL routine

## S3C2410 datasheet

- S3C2410 MPLL(main PLL),UPLL(USB PLL) 2 가




Figure 7-7. The Clock Distribution Block Diagram

# Speed.c (2) – (TOPDIR)/cpu/arm920t/speed.c

## ❖ PLL(2)

- S3C2410 MPLL(main PLL) CLOCK Controller FCLK,HCLK,PCLK

### FCLK, HCLK, and PCLK

FCLK is used by ARM920T.

HCLK is used for AHB bus, which is used by the ARM920T, the memory controller, the interrupt controller, the LCD controller, the DMA and the USB host block.

PCLK is used for APB bus, which is used by the peripherals such as WDT, IIS, I2C, PWM timer, MMC interface, ADC, UART, GPIO, RTC and SPI.

The S3C2410X supports selection of Dividing Ratio between FCLK, HCLK and PCLK. This ratio is determined by HDIVN and PDIVN of CLKDIVN control register.

HDIVN	PDIVN	FCLK	HCLK	PCLK	Divide Ratio
0	0	FCLK	FCLK	FCLK	1 : 1 : 1 (Default)
0	1	FCLK	FCLK	FCLK / 2	1 : 1 : 2
1	0	FCLK	FCLK / 2	FCLK / 2	1 : 2 : 2
1	1	FCLK	FCLK / 2	FCLK / 4	1 : 2 : 4 (recommended)

### CLOCK DIVIDER CONTROL (CLKDIVN) REGISTER

Register	Address	R/W	Description	Reset Value
CLKDIVN	0x4C000014	R/W	Clock divider control register	0x00000000

CLKDIVN	Bit	Description	Initial State
Reserved	[2]	Special bus clock ratio for the chip verification.	0
HDIVN	[1]	0: HCLK has the clock same as the FCLK. 1: HCLK has the clock same as the FCLK/2.	0
PDIVN	[0]	0: PCLK has the clock same as the HCLK. 1: PCLK has the clock same as the HCLK/2.	0

# Speed.c (3) – (TOPDIR)/cpu/arm920t/speed.c

## ❖ PLL(3)

- $Mpll = (m * Fin) / (p * 2^s)$
- $m = (MDIV + 8)$ ,  $p = (PDIV + 2)$ ,  $s = SDIV$ ,  $Fin =$
- $m = (0x5c + 8)$ ,  $p = (0x08 + 2)$ ,  $s = 0x00$ ,  $Fin = 12Mhz$ 
  - ✓  $Mpll = (m(100) * Fin(12Mhz)) / (p(10) * 2^s) \Rightarrow 1200Mhz / 10 \Rightarrow 120Mhz(FCLK)$

Register	Address	R/W	Description	Reset Value
MPLLCON	0x4C000004	R/W	MPLL configuration register	0x0005C080
UPLLCON	0x4C000008	R/W	UPLL configuration register	0x00028080

PLLCON	Bit	Description	Initial State
MDIV	[19:12]	Main divider control	0x5C / 0x28
PDIV	[9:4]	Pre-divider control	0x08 / 0x08
SDIV	[1:0]	Post divider control	0x0 / 0x0

NOTE: When you set MPLL&UPLL values simultaneously, set MPLL value first and then UPLL value.

Register Name	Address (B. Endian)	Address (L. Endian)	Acc. Unit	Read/Write	Function
Clock & Power Management					
LOCKTIME	0x4C000000	←	W	R/W	PLL Lock Time Counter
MPLLCON	0x4C000004				MPLL Control
UPLLCON	0x4C000008				UPLL Control
CLKCON	0x4C00000C				Clock Generator Control
CLKSLOW	0x4C000010				Slow Clock Control
CLKDIVN	0x4C000014				Clock divider Control



## Speed.c (4) – (TOPDIR)/cpu/arm920t/speed.c

### ❖ S3c2410.h – (TOPDIR)/include/s3c2410.h

- S3c2410 hardware register header .

....

```
#define S3C24X0_CLOCK_POWER_BASE 0x4C000000
```

....

```
static inline S3C24X0_CLOCK_POWER * const S3C24X0_GetBase_CLOCK_POWER(void)
{
    return (S3C24X0_CLOCK_POWER * const)S3C24X0_CLOCK_POWER_BASE;
}
```

### ❖ S3c24x0.h – (TOPDIR)/include/s3c24x0.h

....

```
typedef struct {
    S3C24X0_REG32    LOCKTIME;
    S3C24X0_REG32    MPLLCON;
    S3C24X0_REG32    UPLLCON;
    S3C24X0_REG32    CLKCON;
    S3C24X0_REG32    CLKSLOW;
    S3C24X0_REG32    CLKDIVN;
} /* __attribute__((__packed__)) */ S3C24X0_CLOCK_POWER;
```

# Speed.c (5) – (TOPDIR)/cpu/arm920t/speed.c

## ❖ speed.c – get\_PLLCLK()

➤ setting MPLL,UPLL .(MPLL = 0,UPLL = 1)

```
static ulong get_PLLCLK(int pllreg)
```

```
{
```

```
    S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
```

```
    ulong r, m, p, s;
```

```
    if (pllreg == MPLL)
```

```
        r = clk_power->MPLLCON;
```

```
    else if (pllreg == UPLL)
```

```
        r = clk_power->UPLLCON;
```

```
    else
```

```
        hang();
```

```
@Mpll = (m * Fin)/(p * 2s)
```

```
@m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin =
```

```
    m = ((r & 0xFF000) >> 12) + 8;
```

```
    p = ((r & 0x003F0) >> 4) + 2;
```

```
    s = r & 0x3;
```

```
    return((CONFIG_SYS_CLK_FREQ * m) / (p << s));
```

```
} @ CONFIG_SYS_CLK_FREQ = 12000000,(TOPDIR)/include/configs/smdk2410.h
```

@ #define MPLL 0

@ MPLLCON register read .

@ #define UPLL 1

@ UPLLCON register read .

@ error ,(TOPDIR)/lib\_arm/board.c

@ MDIV[19:12]

@ PDIV[9:4]

@ SDIV[1:0]

# Speed.c (6) – (TOPDIR)/cpu/arm920t/speed.c

❖ speed.c – get\_FCLK,HCLK,PCLK,UCLK()

➤ CLOCK

```

ulong get_FCLK(void){
    return(get_PLLCLK(MPLL));           @ FCLK(MPLL)    return
}

ulong get_HCLK(void){
    S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
    @ CLKDIVN register      HDIVN bit      1      FCLK/2      0      FLCK      return
    return((clk_power->CLKDIVN & 0x2) ? get_FCLK()/2 : get_FCLK());
}

ulong get_PCLK(void){
    S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
    @ CLKDIVN register      PDIVN bit      1      HCLK/2      0      HLCK      return
    return((clk_power->CLKDIVN & 0x1) ? get_HCLK()/2 : get_HCLK());
}

ulong get_UCLK(void){
    return(get_PLLCLK(UPLL));           @ UPLL
}

```



# interrupts.c (1) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – enable,disable\_interrupts()

- Interrupt(IRQ ) enable disable

```

void enable_interrupts (void){
    unsigned long temp;
    __asm__ __volatile__ ("mrs %0, cpsr\n"           @ cpsr    r0
                           "bic %0, %0, #0x80\n"     @ I bit   clear
                           "msr cpsr_c, %0"          @ r0     cpsr
                           : "=r" (temp)
                           : "memory");
}

int disable_interrupts (void){
    unsigned long old,temp;
    __asm__ __volatile__ ("mrs %0, cpsr\n"           @ cpsr    r0
                           "orr %1, %0, #0xc0\n"     @ I bit,F bit set
                           "msr cpsr_c, %1"          @ r1     cpsr_c
                           : "=r" (old), "=r" (temp)
                           :
                           : "memory");

    return (old & 0x80) == 0;                          @ disable    I bit    return
} @ disable    IRQ interrupt enable    1    return

```

➤ exception C

```

void do_undefined_instruction (struct pt_regs *pt_regs){
    printf ("undefined instruction\n");
    show_regs (pt_regs);
    bad_mode ();
}

void do_prefetch_abort (struct pt_regs *pt_regs)
...

void do_data_abort (struct pt_regs *pt_regs)
...

void do_not_used (struct pt_regs *pt_regs)
...

void do_fiq (struct pt_regs *pt_regs)
...

void do_irq (struct pt_regs *pt_regs){
    printf ("interrupt request\n");
    show_regs (pt_regs);
    bad_mode ();
}

```

# interrupts.c (3) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c –bad\_mode(),show\_reg()

➤ Exception                      mode    register bank                      register    console                      .

@ struct pt\_req                      (TOPDIR)/include/asm-arm/proc-armv/ptrace.h                      .

```
void bad_mode (void){
```

```
    panic ("Resetting CPU ...\n");
```

```
    reset_cpu (0);                      @ warm reset
```

```
}
```

@ exception                      mode    register bank                      register    console                      .

```
void show_regs (struct pt_regs *regs){
```

```
    @ r0 – r10,fp,ip,sp,lr,pc                      console                      .
```

```
    @ condition code(N,Z,C,V)                      console                      .
```

```
    @ IRQ on/off                      console                      .
```

```
    @ FIQ on/off                      console                      .
```

```
    @ processor mode                      console                      .
```

```
    @ thumb state                      console                      .
```

```
}
```




# interrupts.c (4) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(1)-timer routine

## S3C2410 datasheet

- S3C2410 16bit timer 5 가



# interrupts.c (5) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(2)

- Timer count(TCNTn) timer clock




Figure 10-2. Timer Operations

# interrupts.c (6) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(3)

- 4bit DIVIDER & 8bit Prescaler 1,2 가 timer input clock

### PRESCALER & DIVIDER

An 8-bit prescaler and a 4-bit divider make the following output frequencies:

4-bit divider settings	Minimum resolution (prescaler = 0)	Maximum resolution (prescaler = 255)	Maximum interval (TCNTBn = 65535)
1/2 (PCLK = 50 MHz)	0.0400 us (25.0000 MHz)	10.2400 us (97.6562 KHz)	0.6710 sec
1/4 (PCLK = 50 MHz)	0.0800 us (12.5000 MHz)	20.4800 us (48.8281 KHz)	1.3421 sec
1/8 (PCLK = 50 MHz)	0.1600 us ( 6.2500 MHz)	40.9601 us (24.4140 KHz)	2.6843 sec
1/16 (PCLK = 50 MHz)	0.3200 us ( 3.1250 MHz)	81.9188 us (12.2070 KHz)	5.3686 sec

- 8bit Prescaler 1,2

### TIMER CONFIGURATION REGISTER0 (TCFG0)

Timer input clock Frequency =  $PCLK / \{prescaler\ value + 1\} / \{divider\ value\}$

{prescaler value} = 0~255

{divider value} = 2, 4, 8, 16

Register	Address	R/W	Description	Reset Value
TCFG0	0x51000000	R/W	Configures the two 8-bit prescalers	0x00000000

TCFG0	Bit	Description	Initial State
Reserved	[31:24]		0x00
Dead zone length	[23:16]	These 8 bits determine the dead zone length. The 1 unit time of the dead zone length is equal to that of timer 0.	0x00
Prescaler 1	[15:8]	These 8 bits determine prescaler value for Timer 2, 3 and 4.	0x00
Prescaler 0	[7:0]	These 8 bits determine prescaler value for Timer 0 and 1.	0x00



# interrupts.c (7) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(4)

- Timer Divider ,DMA request channel .

**TIMER CONFIGURATION REGISTER1 (TCFG1)**

Register	Address	R/W	Description	Reset Value
TCFG1	0x51000004	R/W	5-MUX & DMA mode selecton register	0x00000000

TCFG1	Bit	Description	Initial State
Reserved	[31:24]		00000000
DMA mode	[23:20]	Select DMA request channel 0000 = No select (all interrupt) 0001 = Timer0 0010 = Timer1 0011 = Timer2 0100 = Timer3 0101 = Timer4 0110 = Reserved	0000
MUX 4	[19:16]	Select MUX input for PWM Timer4. 0000 = 1/2 0001 = 1/4 0010 = 1/8 0011 = 1/16 01xx = External TCLK1	0000
MUX 3	[15:12]	Select MUX input for PWM Timer3. 0000 = 1/2 0001 = 1/4 0010 = 1/8 0011 = 1/16 01xx = External TCLK1	0000
MUX 2	[11:8]	Select MUX input for PWM Timer2. 0000 = 1/2 0001 = 1/4 0010 = 1/8 0011 = 1/16 01xx = External TCLK1	0000
MUX 1	[7:4]	Select MUX input for PWM Timer1. 0000 = 1/2 0001 = 1/4 0010 = 1/8 0011 = 1/16 01xx = External TCLK0	0000
MUX 0	[3:0]	Select MUX input for PWM Timer0. 0000 = 1/2 0001 = 1/4 0010 = 1/8 0011 = 1/16 01xx = External TCLK0	0000

# interrupts.c (8) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(5)

### ➤ Timer start/stop,reload,update

TIMER CONTROL (TCON) REGISTER

Register	Address	R/W	Description	Reset Value
TCON	0x51000008	R/W	Timer control register	0x00000000

TCON	Bit	Description	Initial state
Timer 4 auto reload on/off	[22]	Determine auto reload on/off for Timer 4. 0 = One-shot      1 = Interval mode (auto reload)	0
Timer 4 manual update <sup>(note)</sup>	[21]	Determine the manual update for Timer 4. 0 = No operation      1 = Update TCNTB4	0
Timer 4 start/stop	[20]	Determine start/stop for Timer 4. 0 = Stop      1 = Start for Timer 4	0
Timer 3 auto reload on/off	[19]	Determine auto reload on/off for Timer 3. 0 = One-shot      1 = Interval mode (auto reload)	0
Timer 3 output inverter on/off	[18]	Determine output inverter on/off for Timer 3. 0 = Inverter off      1 = Inverter on for TOUT3	0
Timer 3 manual update <sup>(note)</sup>	[17]	Determine manual update for Timer 3. 0 = No operation      1 = Update TCNTB3 & TCMPB3	0
Timer 3 start/stop	[16]	Determine start/stop for Timer 3. 0 = Stop      1 = Start for Timer 3	0
Timer 2 auto reload on/off	[15]	Determine auto reload on/off for Timer 2. 0 = One-shot      1 = Interval mode (auto reload)	0
Timer 2 output inverter on/off	[14]	Determine output inverter on/off for Timer 2. 0 = Inverter off      1 = Inverter on for TOUT2	0
Timer 2 manual update <sup>(note)</sup>	[13]	Determine the manual update for Timer 2. 0 = No operation      1 = Update TCNTB2 & TCMPB2	0
Timer 2 start/stop	[12]	Determine start/stop for Timer 2. 0 = Stop      1 = Start for Timer 2	0
Timer 1 auto reload on/off	[11]	Determine the auto reload on/off for Timer1. 0 = One-shot      1 = Interval mode (auto reload)	0
Timer 1 output inverter on/off	[10]	Determine the output inverter on/off for Timer1. 0 = Inverter off      1 = Inverter on for TOUT1	0
Timer 1 manual update <sup>(note)</sup>	[9]	Determine the manual update for Timer 1. 0 = No operation      1 = Update TCNTB1 & TCMPB1	0
Timer 1 start/stop	[8]	Determine start/stop for Timer 1. 0 = Stop      1 = Start for Timer 1	0

TIMER CONTROL (TCON) REGISTER (Continued)

TCON	Bit	Description	Initial state
Reserved	[7:5]	Reserved	
Dead zone enable	[4]	Determine the dead zone operation. 0 = Disable      1 = Enable	0
Timer 0 auto reload on/off	[3]	Determine auto reload on/off for Timer 0. 0 = One-shot      1 = Interval mode(auto reload)	0
Timer 0 output inverter on/off	[2]	Determine the output inverter on/off for Timer 0. 0 = Inverter off      1 = Inverter on for TOUT0	0
Timer 0 manual update <sup>(note)</sup>	[1]	Determine the manual update for Timer 0. 0 = No operation      1 = Update TCNTB0 & TCMPB0	0
Timer 0 start/stop	[0]	Determine start/stop for Timer 0. 0 = Stop      1 = Start for Timer 0	0

# interrupts.c (9) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(6)

### ➤ Timer routine

S3C2410 Datasheet

#### TIMER 4 COUNT BUFFER REGISTER (TCNTB4)

Register	Address	R/W	Description	Reset Value
TCNTB4	0x5100003C	R/W	Timer 4 count buffer register	0x00000000

TCNTB4	Bit	Description	Initial State
Timer 4 count buffer register	[15:0]	Set count buffer value for Timer 4	0x00000000

#### TIMER 4 COUNT OBSERVATION REGISTER (TCNTO4)

Register	Address	R/W	Description	Reset Value
TCNTO4	0x51000040	R	Timer 4 count observation register	0x00000000

TCNTO4	Bit	Description	Initial State
Timer 4 observation register	[15:0]	Set count observation value for Timer 4	0x00000000



# interrupts.c (10) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Timer(7)

- Timer register

Register Name	Address (B. Endian)	Address (L. Endian)	Acc. Unit	Read/ Write	Function
PWM Timer					
TCFG0	0x51000000	←	W	R/W	Timer Configuration
TCFG1	0x51000004				Timer Configuration
TCON	0x51000008				Timer Control
TCNTB0	0x5100000C				Timer Count Buffer 0
TCMPB0	0x51000010				Timer Compare Buffer 0
TCNTO0	0x51000014			R	Timer Count Observation 0
TCNTB1	0x51000018			R/W	Timer Count Buffer 1
TCMPB1	0x5100001C				Timer Compare Buffer 1
TCNTO1	0x51000020			R	Timer Count Observation 1
TCNTB2	0x51000024			R/W	Timer Count Buffer 2
TCMPB2	0x51000028				Timer Compare Buffer 2
TCNTO2	0x5100002C			R	Timer Count Observation 2
TCNTB3	0x51000030			R/W	Timer Count Buffer 3
TCMPB3	0x51000034				Timer Compare Buffer 3
TCNTO3	0x51000038			R	Timer Count Observation 3
TCNTB4	0x5100003C			R/W	Timer Count Buffer 4
TCNTO4	0x51000040			R	Timer Count Observation 4

# interrupts.c (11) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ S3c2410.h – (TOPDIR)/include/s3c2410.h

- S3c2410 hardware register header .

```
....
#define S3C24X0_TIMER_BASE          0x51000000
....
static inline S3C24X0_TIMERS * const S3C24X0_GetBase_TIMERS(void)
{
    return (S3C24X0_TIMERS * const)S3C24X0_TIMER_BASE;
}
.....
```

## ❖ S3c24x0.h – (TOPDIR)/include/s3c24x0.h

```
....
typedef struct {
    S3C24X0_REG32    TCFG0;
    S3C24X0_REG32    TCFG1;
    S3C24X0_REG32    TCON;
    S3C24X0_TIMER     ch[4];
    S3C24X0_REG32     TCNTB4;
    S3C24X0_REG32     TCNT04;
} /* __attribute__((__packed__)) */ S3C24X0_TIMERS;
```

# interrupts.c (12) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – interrupt\_init()

➤ Timer4 .(timer4 .)

```
int interrupt_init (void){
    S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS();
    @ timer register base address -> timers
    timers->TCFG0 = 0x0f00; @ timer2,3,4 prescaler 15(0xf)
    if (timer_load_val == 0) @ init. Value = 0
    {
        @ 10ms clock period : PCLK / {prescaler + 1} / divider => PCLK / {prescaler+1} * divider
        @ get PCLK= 50Mhz, 4 bit divider default vale = 1/2, prescaler = 15(0xf) + 1
        @ PCLK 50Mhz => 50000000hz/16*2 = 1562500hz => 0.64us(1cycle) x 1562500 = 1sec
        timer_load_val = get_PCLK() / (2 * 16 * 100);
    }
    lastdec = timers->TCNTB4 = timer_load_val; @ TCNTB = 15625(10ms)
    @ Timer4 => autoloading, manual update, timer stop
    timers->TCON = (timers->TCON & ~0x07000000) | 0x600000;
    @ Timer4 => autoloading, timer start, 10ms timer4 가 .
    timers->TCON = (timers->TCON & ~0x07000000) | 0x500000;
    timestamp = 0;
    return (0);
}
```



# interrupts.c (13) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – timer (1)

- Timer setting reset

```
static inline ulong READ_TIMER(void)
{
    @ timer4 count .
    S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS();
    return (timers->TCNT04 & 0xffff); @ 16bit timer(real counter)
}

void set_timer (ulong t)
{
    @ time value start setting . time timestamp .
    timestamp = t;
}

void reset_timer_masked (void){
    @ timer reset count timestamp clear .
    lastdec = READ_TIMER();
    timestamp = 0;
}

void reset_timer (void)
{
    @ timer reset count timestamp clear .
    reset_timer_masked ();
}
```

# interrupts.c (14) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – timer (2)

➤ Timer value

```

ulong get_timer_masked (void)
{
    ulong now = READ_TIMER();           @ timer count . ( count)
    @ timer count timer count .
    if (lastdec >= now) {
        @ normal mode, timer count – timer count(ex: 15000 – 14990 => timestamp + 10)
        timestamp += lastdec - now;
    } else {
        @ overflow , timer count + timer setting - timer count(ex: 10 + 15625 – 15600 => 35)
        timestamp += lastdec + timer_load_val - now;
    }
    lastdec = now;                       @ timer count count value .
    return timestamp;                     @ time value return
}

ulong get_timer (ulong base) {
    return get_timer_masked () - base;
}

```

# interrupts.c (15) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – timer (3)

- 1sec timer value

```

unsigned long long get_ticks(void)
{
    return get_timer(0);
}

@ #define          CFG_HZ    1562500 ;(TOPDIR)/include/configs/smdk2410.h???

ulong get_tbclk (void)
{
    ulong tbclk;

#if defined(CONFIG_SMDK2400) || defined(CONFIG_TRAB)
    tbclk = timer_load_val * 100; @
#elif defined(CONFIG_SMDK2410) || defined(CONFIG_ATB2410) || defined(CONFIG_VCMA9)
    tbclk = CFG_HZ;                @ 10ms(15625) * 100 = 1sec(CFG_HZ)
#else
#error "tbclk not configured"
#endif

    return tbclk;
}

```



# interrupts.c (16) – (TOPDIR)/cpu/arm920t/interrupts.c

## ❖ Interrupts.c – udelay

- Us delay .

```

@timer_load_val(10ms) = 15625
@1ms = 1562.5 , 100us = 156.25, 10us = 15.625, 1us = 1.5625
@usec = 10us*1000
@usec/1000 = 0.01
@tmo(0.01) * (15625 *100) = 15625
@tmo = 15625 /1000 = 15.625
@ count value + 15.625
@15 timer clock delay .=>0.64us x 15 = 10us
void udelay (unsigned long usec){
    ulong tmo;

    tmo = usec / 1000;
    tmo *= (timer_load_val * 100);
    tmo /= 1000;

    tmo += get_timer (0);
    while (get_timer_masked () < tmo);
}

```

# Serial.c (1) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ serial(1)-serial routine

## S3C2410 datasheet

- S3C2410 16byte-FIFO 가 3 UART 가 .(IRDA Driver )

Register Name	Address (B. Endian)	Address (L. Endian)	Acc. Unit	Read/ Write	Function
<b>UART</b>					
ULCON0	0x50000000	←	W	R/W	UART 0 Line Control
UCON0	0x50000004				UART 0 Control
UFCON0	0x50000008				UART 0 FIFO Control
UMCON0	0x5000000C				UART 0 Modem Control
UTRSTAT0	0x50000010			R	UART 0 Tx/Rx Status
UERSTAT0	0x50000014				UART 0 Rx Error Status
UFSTAT0	0x50000018				UART 0 FIFO Status
UMSTAT0	0x5000001C				UART 0 Modem Status
UTXH0	0x50000023	0x50000020	B	W	UART 0 Transmission Hold
URXH0	0x50000027	0x50000024		R	UART 0 Receive Buffer
UBRDIV0	0x50000028	←	W	R/W	UART 0 Baud Rate Divisor
ULCON1	0x50004000	←	W	R/W	UART 1 Line Control
UCON1	0x50004004				UART 1 Control
UFCON1	0x50004008				UART 1 FIFO Control
UMCON1	0x5000400C				UART 1 Modem Control
UTRSTAT1	0x50004010			R	UART 1 Tx/Rx Status
UERSTAT1	0x50004014				UART 1 Rx Error Status
UFSTAT1	0x50004018				UART 1 FIFO Status
UMSTAT1	0x5000401C				UART 1 Modem Status
UTXH1	0x50004023	0x50004020	B	W	UART 1 Transmission Hold
URXH1	0x50004027	0x50004024		R	UART 1 Receive Buffer
UBRDIV1	0x50004028	←	W	R/W	UART 1 Baud Rate Divisor
ULCON2	0x50008000	←	W	R/W	UART 2 Line Control
UCON2	0x50008004				UART 2 Control
UFCON2	0x50008008				UART 2 FIFO Control
UTRSTAT2	0x50008010			R	UART 2 Tx/Rx Status
UERSTAT2	0x50008014				UART 2 Rx Error Status
UFSTAT2	0x50008018				UART 2 FIFO Status
UTXH2	0x50008023	0x50008020	B	W	UART 2 Transmission Hold
URXH2	0x50008027	0x50008024		R	UART 2 Receive Buffer
UBRDIV2	0x50008028	←	W	R/W	UART 2 Baud Rate Divisor

# Serial.c (2) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ serial(2)-ULCON

- UART serial ( bit,stop bit,parity, Normal/Irda) register

Register	Address	R/W	Description	Reset Value
ULCON0	0x50000000	R/W	UART channel 0 line control register	0x00
ULCON1	0x50004000	R/W	UART channel 1 line control register	0x00
ULCON2	0x50008000	R/W	UART channel 2 line control register	0x00

ULCONn	Bit	Description	Initial State
Reserved	[7]		0
Infra-Red Mode	[6]	Determine whether or not to use the Infra-Red mode. 0 = Normal mode operation 1 = Infra-Red Tx/Rx mode	0
Parity Mode	[5:3]	Specify the type of parity generation and checking during UART transmit and receive operation. 0xx = No parity 100 = Odd parity 101 = Even parity 110 = Parity forced/checked as 1 111 = Parity forced/checked as 0	000
Number of Stop Bit	[2]	Specify how many stop bits are to be used for end-of-frame signal. 0 = One stop bit per frame 1 = Two stop bit per frame	0
Word Length	[1:0]	Indicate the number of data bits to be transmitted or received per frame. 00 = 5-bits      01 = 6-bits 10 = 7-bits      11 = 8-bits	00



## Serial.c (3) – (TOPDIR)/cpu/arm920t/serial.c

### ❖ serial(3)-UCON

➤ UART baud rate clock,tx/rx interrupt type,error,mode register

Register	Address	R/W	Description	Reset Value
UCON0	0x50000004	R/W	UART channel 0 control register	0x00
UCON1	0x50004004	R/W	UART channel 1 control register	0x00
UCON2	0x50008004	R/W	UART channel 2 control register	0x00

UCONn	Bit	Description	Initial State
Clock Selection	[10]	Select PCLK or UCLK for the UART baud rate. 0=PCLK : $UBRDIVn = (int)(PCLK / (bps \times 16)) - 1$ 1=UCLK(@GPH8) : $UBRDIVn = (int)(UCLK / (bps \times 16)) - 1$	0
Tx Interrupt Type	[9]	Interrupt request type. 0 = Pulse (Interrupt is requested as soon as the Tx buffer becomes empty in Non-FIFO mode or reaches Tx FIFO Trigger Level in FIFO mode.) 1 = Level (Interrupt is requested while Tx buffer is empty in Non-FIFO mode or reaches Tx FIFO Trigger Level in FIFO mode.)	0
Rx Interrupt Type	[8]	Interrupt request type. 0 = Pulse (Interrupt is requested the instant Rx buffer receives the data in Non-FIFO mode or reaches Rx FIFO Trigger Level in FIFO mode.) 1 = Level (Interrupt is requested while Rx buffer is receiving data in Non-FIFO mode or reaches Rx FIFO Trigger Level in FIFO mode.)	0
Rx Time Out Enable	[7]	Enable/Disable Rx time out interrupt when UART FIFO is enabled. The interrupt is a receive interrupt. 0 = Disable      1 = Enable	0
Rx Error Status Interrupt Enable	[6]	Enable the UART to generate an interrupt upon an exception, such as a break, frame error, parity error, or overrun error during a receive operation. 0 = Do not generate receive error status interrupt. 1 = Generate receive error status interrupt.	0
Loopback Mode	[5]	Setting loopback bit to 1 causes the UART to enter the loopback mode. This mode is provided for test purposes only. 0 = Normal operation      1 = Loopback mode	0
Send Break Signal	[4]	Setting this bit causes the UART to send a break during 1 frame time. This bit is automatically cleared after sending the break signal. 0 = Normal transmit      1 = Send break signal	0

Transmit Mode	[3:2]	Determine which function is currently able to write Tx data to the UART transmit buffer register. 00 = Disable 01 = Interrupt request or polling mode 10 = DMA0 request (Only for UART0), DMA3 request (Only for UART2) 11 = DMA1 request (Only for UART1)	00
Receive Mode	[1:0]	Determine which function is currently able to read data from UART receive buffer register. 00 = Disable 01 = Interrupt request or polling mode 10 = DMA0 request (Only for UART0), DMA3 request (Only for UART2) 11 = DMA1 request (Only for UART1)	00

➤ UART FIFO register

Register	Address	R/W	Description	Reset Value
UFCON0	0x50000008	R/W	UART channel 0 FIFO control register	0x0
UFCON1	0x50004008	R/W	UART channel 1 FIFO control register	0x0
UFCON2	0x50008008	R/W	UART channel 2 FIFO control register	0x0

UFCONn	Bit	Description	Initial State
Tx FIFO Trigger Level	[7:6]	Determine the trigger level of transmit FIFO. 00 = Empty                  01 = 4-byte 10 = 8-byte                 11 = 12-byte	00
Rx FIFO Trigger Level	[5:4]	Determine the trigger level of receive FIFO. 00 = 4-byte                01 = 8-byte 10 = 12-byte              11 = 16-byte	00
Reserved	[3]		0
Tx FIFO Reset	[2]	Auto-cleared after resetting FIFO 0 = Normal                 1= Tx FIFO reset	0
Rx FIFO Reset	[1]	Auto-cleared after resetting FIFO 0 = Normal                 1= Rx FIFO reset	0
FIFO Enable	[0]	0 = Disable                1 = Enable	0

## Serial.c (5) – (TOPDIR)/cpu/arm920t/serial.c

### ❖ serial(5)-UMCON

- UART0,1 AUTO FLOW CONTROL(RTS) REGISTER

Register	Address	R/W	Description	Reset Value
UMCON0	0x5000000C	R/W	UART channel 0 Modem control register	0x0
UMCON1	0x5000400C	R/W	UART channel 1 Modem control register	0x0
Reserved	0x5000800C	-	Reserved	Undef

UMCONn	Bit	Description	Initial State
Reserved	[7:5]	These bits must be 0's	00
Auto Flow Control (AFC)	[4]	0 = Disable                      1 = Enable	0
Reserved	[3:1]	These bits must be 0's	00
Request to Send	[0]	If AFC bit is enabled, this value will be ignored. In this case the S3C2410X will control nRTS automatically. If AFC bit is disabled, nRTS must be controlled by software. 0 = 'H' level (Inactivate nRTS)    1 = 'L' level (Activate nRTS)	0



# Serial.c (6) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ serial(6)-UTRSTAT

### ➤ UART TX/RX STATUS REGISTER

Register	Address	R/W	Description	Reset Value
UTRSTAT0	0x50000010	R	UART channel 0 Tx/Rx status register	0x6
UTRSTAT1	0x50004010	R	UART channel 1 Tx/Rx status register	0x6
UTRSTAT2	0x50008010	R	UART channel 2 Tx/Rx status register	0x6

UTRSTATn	Bit	Description	Initial State
Transmitter empty	[2]	Set to 1 automatically when the transmit buffer register has no valid data to transmit and the transmit shift register is empty. 0 = Not empty 1 = Transmitter (transmit buffer & shifter register) empty	1
Transmit buffer empty	[1]	Set to 1 automatically when transmit buffer register is empty. 0 = The buffer register is not empty 1 = Empty (In Non-FIFO mode, Interrupt or DMA is requested. In FIFO mode, Interrupt or DMA is requested, when Tx FIFO Trigger Level is set to 00 (Empty))  If the UART uses the FIFO, users should check Tx FIFO Count bits and Tx FIFO Full bit in the UFSTAT register instead of this bit.	1
Receive buffer data ready	[0]	Set to 1 automatically whenever receive buffer register contains valid data, received over the RXDn port. 0 = Empty 1 = The buffer register has a received data (In Non-FIFO mode, Interrupt or DMA is requested)  If the UART uses the FIFO, users should check Rx FIFO Count bits and Rx FIFO Full bit in the UFSTAT register instead of this bit.	0

# Serial.c (7) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ serial(7)-UMSTAT

- UART0,1 AUTO FLOW CONTROL(CTS) REGISTER

Register	Address	R/W	Description	Reset Value
UMSTAT0	0x5000001C	R	UART channel 0 Modem status register	0x0
UMSTAT1	0x5000401C	R	UART channel 1 Modem status register	0x0
Reserved	0x5000801C	–	Reserved	Undef

UMSTAT0	Bit	Description	Initial State
Reserved	[3]		0
Delta CTS	[2]	Indicate that the nCTS input to the S3C2410X has changed state since the last time it was read by CPU. (Refer to Figure 11-8.) 0 = Has not changed 1 = Has changed	0
Reserved	[1]		0
Clear to Send	[0]	0 = CTS signal is not activated (nCTS pin is high.) 1 = CTS signal is activated (nCTS pin is low.)	0

# Serial.c (8) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ serial(8)-UFCON

### ➤ UART TX/RX BUFFER REGISTER

Register	Address	R/W	Description	Reset Value
UTXH0	0x50000020(L) 0x50000023(B)	W (by byte)	UART channel 0 transmit buffer register	–
UTXH1	0x50004020(L) 0x50004023(B)	W (by byte)	UART channel 1 transmit buffer register	–
UTXH2	0x50008020(L) 0x50008023(B)	W (by byte)	UART channel 2 transmit buffer register	–

UTXHn	Bit	Description	Initial State
TXDATAn	[7:0]	Transmit data for UARTn	–

Register	Address	R/W	Description	Reset Value
URXH0	0x50000024(L) 0x50000027(B)	R (by byte)	UART channel 0 receive buffer register	–
URXH1	0x50004024(L) 0x50004027(B)	R (by byte)	UART channel 1 receive buffer register	–
URXH2	0x50008024(L) 0x50008027(B)	R (by byte)	UART channel 2 receive buffer register	–

URXHn	Bit	Description	Initial State
RXDATAn	[7:0]	Receive data for UARTn	–



## Serial.c (9) – (TOPDIR)/cpu/arm920t/serial.c

### ❖ serial(9)-UBRDIV

- UART BAUD RATE DIVISOR REGISTER
- $UBRDIV_n = (\text{INT})(\text{PCLK} / (\text{BPS} \times 16)) - 1$
- $UBRDIV_n = (\text{INT})(\text{UCLK} / (\text{BPS} \times 16)) - 1$
- $\text{EX)UCLK}(40\text{MHZ}) \Rightarrow (40000000 / (115200 \times 16)) - 1 = 21.7 - 1 = 21 - 1 = 20$

Register	Address	R/W	Description	Reset Value
UBRDIV0	0x50000028	R/W	Baud rate divisor register 0	–
UBRDIV1	0x50004028	R/W	Baud rate divisor register 1	–
UBRDIV2	0x50008028	R/W	Baud rate divisor register 2	–

UBRDIV <sub>n</sub>	Bit	Description	Initial State
UBRDIV	[15:0]	Baud rate division value UBRDIV <sub>n</sub> > 0	–

## Serial.c (10) – (TOPDIR)/cpu/arm920t/serial.c

❖ **S3c2410.h** – (TOPDIR)/include/s3c2410.h

- S3c2410 hardware register header .

```
....  
##define S3C24X0_UART_BASE          0x50000000  
....  
static inline S3C24X0_UART * const S3C24X0_GetBase_UART(S3C24X0_UARTS_NR nr)  
{  
    return (S3C24X0_UART * const)(S3C24X0_UART_BASE + (nr * 0x4000));  
}
```

# Serial.c (11) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ S3c24x0.h – (TOPDIR)/include/s3c24x0.h

➤ S3c2410,S3C2400 hardware header .

```

....
typedef struct {
    S3C24X0_REG32    ULCON;
    S3C24X0_REG32    UCON;
    S3C24X0_REG32    UFCON;
    S3C24X0_REG32    UMCN;
    S3C24X0_REG32    UTRSTAT;
    S3C24X0_REG32    UERSTAT;
    S3C24X0_REG32    UFSTAT;
    S3C24X0_REG32    UMSTAT;

#ifdef __BIG_ENDIAN
    S3C24X0_REG8     res1[3];
    S3C24X0_REG8     UTXH;
    S3C24X0_REG8     res2[3];
    S3C24X0_REG8     URXH;
#else /* Little Endian */
    S3C24X0_REG8     UTXH;
    S3C24X0_REG8     res1[3];
    S3C24X0_REG8     URXH;
    S3C24X0_REG8     res2[3];
#endif

    S3C24X0_REG32    UBRDIV;
} /* __attribute__((packed)) */ S3C24X0_UART;

```



## Serial.c (12) – (TOPDIR)/cpu/arm920t/serial.c

❖ Global\_data.h – (TOPDIR)/include/asm-arm/global\_data.h

```

....
typedef struct global_data {
    bd_t          *bd;
    unsigned long  flags;
    unsigned long  baudrate;
    unsigned long  have_console;      /* serial_init() was called */
    unsigned long  reloc_off; /* Relocation Offset */
    unsigned long  env_addr; /* Address of Environment struct */
    unsigned long  env_valid; /* Checksum of Environment valid? */
    unsigned long  fb_base; /* base address of frame buffer */
#ifdef CONFIG_VFD
    unsigned char  vfd_type; /* display type */
#endif
    ...
} gd_t;

...

#define DECLARE_GLOBAL_DATA_PTR register gd_t *gd asm ("r8")

```

# Serial.c (13) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ Serial.c - Serial\_setbrg(), serial\_init()

### ➤ Console UART

```
void serial_setbrg (void){
    DECLARE_GLOBAL_DATA_PTR;                                @ global struct point
    S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR); @ console UART
    int i;
    unsigned int reg = 0;

    @CONFIG_BAUDRATE=115200 <= (TOPDIR)/include/configs/smdk2410.h
    @init_baudrate() <= (TOPDIR)/lib_arm/board.c
    @UBRDIVn = (int)((PCLK)/(bps x 16)) - 1 = (50000000/(115200 x 16)) - 1 = 26

    reg = get_PCLK() / (16 * gd->baudrate) - 1;              /* FIFO enable, Tx/Rx FIFO clear */
    uart->UFCON = 0x07;                                       @FIFO enable,Tx/Rx FIFO clear
    uart->UMCON = 0x0;                                         @no auto flow contol
    uart->ULCON = 0x3;                                         @Normal,no parity,1stop,8bit

    @PCLK,tx=level,rx=edge,disable timeout int.,enable rx error int.,normal,interrupt or polling
    uart->UCON = 0x245;
    uart->UBRDIV = reg;                                       @baud rate ,115200bps
    for (i = 0; i < 100; i++);                               @delay
}

int serial_init (void){
    serial_setbrg ();
    return (0);
}
```

# Serial.c (14) – (TOPDIR)/cpu/arm920t/serial.c

## ❖ Serial.c - Serial\_gets(), Serial\_putc(), Serial\_tstc(), Serial\_puts()

- Console string

```

int serial_getc (void){
    S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR);
    @ receive buffer register      data가      가 data      rx buffer      return
    while (!(uart->UTRSTAT & 0x1));
    return uart->URXH & 0xff;
}

void serial_putc (const char c){
    S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR);
    ...
    while (!(uart->UTRSTAT & 0x2));      @ tx buffer register가
    ...
    uart->UTXH = c;      @ tx data
    if (c == '\n')      @ tx data가 new line      return
        serial_putc ('\r');
}

int serial_tstc (void){ @ receive buffer register      data가
    S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR);
    return uart->UTRSTAT & 0x1;
}

void serial_puts (const char *s){
    @ tx data가 null
    while (*s) {serial_putc (*s++);}
}

```



**(TOPDIR)/board/smdk2410 directory**

**Memsetup.S**

**Smdk2410.c**

**Flash.c**

# smdk2410.c (1) – (TOPDIR)/board/smdk2410/smdk2410.c c

❖ **Global\_data.h – (TOPDIR)/include/asm-arm/global\_data.h**

```

....
typedef struct global_data {
    bd_t          *bd;
    unsigned long  flags;
    unsigned long  baudrate;
    unsigned long  have_console;      /* serial_init() was called */
    unsigned long  reloc_off; /* Relocation Offset */
    unsigned long  env_addr; /* Address of Environment struct */
    unsigned long  env_valid; /* Checksum of Environment valid? */
    unsigned long  fb_base; /* base address of frame buffer */
#ifdef CONFIG_VFD
    unsigned char  vfd_type; /* display type */
#endif
    ...
} gd_t;
...
#define DECLARE_GLOBAL_DATA_PTR register gd_t *gd asm ("r8")

```

## smdk2410.c (2) – (TOPDIR)/board/smdk2410/smdk2410.c c

### ❖ U\_boot.h – (TOPDIR)/include/asm-arm/u\_boot.h

```
#ifndef _U_BOOT_H_
#define _U_BOOT_H_          1

typedef struct bd_info {
    int                bi_baudrate;                /* serial console baudrate */
    unsigned long      bi_ip_addr;                 /* IP Address */
    unsigned char      bi_enetaddr[6];             /* Ethernet adress */
    struct environment_s *bi_env;
    ulong              bi_arch_number;             /* unique id for this board */
    ulong              bi_boot_params;             /* where this board expects params */
    struct              /* RAM configuration */
    {
        ulong start;
        ulong size;
    } bi_dram[CONFIG_NR_DRAM_BANKS];
} bd_t;

#define bi_env_data bi_env->data
#define bi_env_crc bi_env->crc
#endif /* _U_BOOT_H_ */
```



## smdk2410.c (3) – (TOPDIR)/board/smdk2410/smdk2410.c

### ❖ Smdk2410.c – board\_init()

```
#define FCLK_SPEED 1
#if FCLK_SPEED==0                /* Fout = 203MHz, Fin = 12MHz for Audio */
    ...
#elif FCLK_SPEED==1             /* Fout = 202.8MHz */
#define M_MDIV    0xA1
#define M_PDIV    0x3
#define M_SDIV    0x1
#endif

#define USB_CLOCK 1
#if USB_CLOCK==0
    ...
#elif USB_CLOCK==1
#define U_M_MDIV  0x48
#define U_M_PDIV  0x3
#define U_M_SDIV  0x2
#endif
```

## smdk2410.c (4) – (TOPDIR)/board/smdk2410/smdk2410.c

### ❖ Smdk2410.c – board\_init()

```
int board_init (void){
    DECLARE_GLOBAL_DATA_PTR;
    S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
    S3C24X0_GPIO * const gpio = S3C24X0_GetBase_GPIO();

    /* to reduce PLL lock time, adjust the LOCKTIME register */
    clk_power->LOCKTIME = 0xFFFFFFFF;

    @ configure MPLL = (m * Fin)/(p * 2s), m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin =
    @ FCLK = ((0xa1 + 8) * 12Mhz)/((0x03+2) * 21) = 2028/10 = 202.8Mhz
    clk_power->MPLLCON = ((M_MDIV << 12) + (M_PDIV << 4) + M_SDIV);
    /* some delay between MPLL and UPLL */
    delay (4000);

    @ UCLK = ((0x48 + 8) * 12Mhz)/((0x03+2) * 22) = 960/20 = 48Mhz
    clk_power->UPLLCON = ((U_M_MDIV << 12) + (U_M_PDIV << 4) + U_M_SDIV);

    /* some delay between MPLL and UPLL */
    delay (8000);
```

# smdk2410.c (5) – (TOPDIR)/board/smdk2410/smdk2410.c

## ❖ Smdk2410.c – board\_init()

```

gpio->GPACON = 0x007FFFFFFF; @ GPA22-0 :      가      (bus      )
gpio->GPBCON = 0x00044555; @ GPB10,8,6 : input,  GPB9,7,5,4,3,2,1,0: output
gpio->GPBUP = 0x000007FF; @ GPB10-0 : pull-up disable
gpio->GPCCON = 0xAAAAAAAA; @ GPC15-0 :      가      (lcd      )
gpio->GPCUP = 0x0000FFFF; @ GPC15-0 : pull-up disable
gpio->GPDCON = 0xAAAAAAAA; @ GPD15-0 :      가      (lcd      )
gpio->GPDUP = 0x0000FFFF; @ GPD15-0 : pull-up disable
gpio->GPECON = 0xAAAAAAAA; @ GPE15-0 :      가      (      bus      )
gpio->GPEUP = 0x0000FFFF; @ GPE15-0 : pull-up disable
gpio->GPFCON = 0x000055AA; @ GPF3-0 : EINT3-0 , GPF7-4 = output
gpio->GPFUP = 0x000000FF; @ GPF7-0 : pull-up disable

```

@GPG15-12 : nYPON,YMON,nXPON,xMON , GPG11 : EINT19, GPG10,9,8 : output,

@GPG7: SPICLK1, GPG6:SPIMOSI1, GPG4:SPIMISO1, GPG3,1,0:EINT11,9,8, GPG2:nSS0

```

gpio->GPGCON = 0xFF95FFBA;

```

```

gpio->GPGUP = 0x0000FFFF; @ GPG15-0 = pull-up disable

```

@ GPH10-8:output, GPH7:nCTS1, GPH6:nRTS1, GPH5:RXD1, GPH4:TXD1, GPH3:RXD0,GPH2:TXD0

@ GPH1:nRTS0, GPH0:nCTS0

```

gpio->GPHCON = 0x002AFAAA;

```

```

gpio->GPHUP = 0x000007FF; @ GPH10-0 = pull-up disable

```



## smdk2410.c (6) – (TOPDIR)/board/smdk2410/smdk2410.c

### ❖ Smdk2410.c – board\_init()

```
/* arch number of SMDK2410-Board */
```

```
gd->bd->bi_arch_number = 193;
```

@ kernel

architecture number

```
/* adress of boot parameters */
```

```
gd->bd->bi_boot_params = 0x30000100;
```

@ kernel

boot parameter

start address

```
icache_enable();
```

@ icache enable

```
dcache_enable();
```

@ dcache enable

```
return 0;
```

```
}
```

## smdk2410.c (7) – (TOPDIR)/board/smdk2410/smdk2410.c

### ❖ Smdk2410.c – dram\_init()

```
@(TOPDIR)/include/configs/smdk2410.h
```

```
@#define CONFIG_NR_DRAM_BANKS      1                /* we have 1 bank of DRAM */
```

```
@#define PHYS_SDRAM_1              0x30000000        /* SDRAM Bank #1 */
```

```
@#define PHYS_SDRAM_1_SIZE         0x04000000        /* 64 MB */
```

```
int dram_init (void)
```

```
{
```

```
    DECLARE_GLOBAL_DATA_PTR;
```

```
    gd->bd->bi_dram[0].start = PHYS_SDRAM_1;          @sdram start address
```

```
    gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;       @sdram size
```

```
    return 0;
```

```
}
```

# FLASH Memory (1)

- ❖ Flash Architecture
  - NAND Ground Array)
  - NOR read program read access time
  - NOR , DINOR , VGA(Virtual address decoding RAM
  - NAND
  - block
  - 가
  - NOR
  - NOR
  - NAND
- ❖ Flash
  - NOR
  - 가 , NAND
  - AMD
  - 가
- ❖ random access read
  - AMD -
  - block card
  - 80% , random access
  - NOR
  - NAND
- ❖ NOR FLASH NOR FLASH



# FLASH Memory (2)

- ❖ NOR FLASH      RAM      NAND      가 .
- ❖ 8 가      FLASH .
- ❖ 4 가      . (      8 가      .)
- ❖
  - (sector or block erase)
  - (write)
  - (fusing or programming)
- ❖ erase      0xffff(16bit) .
  - 1 0      0 1 .
  - Ex1) 0xff 0xa0      0xa0가 .
  - Ex2) 0x00 0xa0      0x00 .
  - sector erase
  - write .
  - 0x0f      0x03      0x03 .      sector
  - erase .
- ❖ 16 .
- ❖ , type      bottom,top      가 .
- ❖ CHIP erase      1 – 5      word programming time      200us – 600us가 .

# FLASH Memory (3)

## ❖ Write Operation status

### ➤ DQ7

✓ Erase Algorithm : Erase Algorithm      DQ7   0      가 Erase Algorithm

1 .

✓ Program Algorithm :      write operation      read cycle

write      DQ7(bit7) .

(      status bit      DQ6,DQ5,DQ2   ..)

### ➤ DQ6

✓ Erase or Program operation      read cycle      toggle

Erase or Program operation      toggling

### ➤ DQ5

✓ Erase or Program operation      internal pulse count limit      0

1 .

### ➤ DQ2

✓ Erase      Erase Suspend operation mode      read cycle

toggle .      Erase or Erase Suspend operation

toggling      .(Program operation      toggling      .)

# FLASH Memory (4)

- ❖ Write Operation status Erase Progra operation operation  
status bit .
- ❖ Flash bit가 . flash SST  
39VF160 DQ7,DQ6 .
- ❖ Programmer status bit DQ7 , DQ6 , DQ7,DQ6,DQ5,DQ2  
programming .
- ❖ Toggle bit read toggle bit 가 .
- ❖ FLASH 가 .
  - (TOPDIR)/include/flash.h
  - (TOPDIR)/board/smdk2410/flash.c
  - (TOPDIR)/common/flash.c



# FLASH.h (1) – (TOPDIR)/include/flash.h

❖ Flash header file ( bank flash 가 )

```

typedef struct {
    unsigned long    size;                /* total bank size in bytes      */
    unsigned short   sector_count;        /* number of erase units        */
    unsigned long    flash_id;            /* combined device & manufacturer code */
    unsigned long    start[CFG_MAX_FLASH_SECT]; /* physical sector start addresses */
    unsigned char    protect[CFG_MAX_FLASH_SECT]; /* sector protection status */

#ifdef CFG_FLASH_CFI
    unsigned char    portwidth;           /* the width of the port          */
    unsigned char    chipwidth;           /* the width of the chip          */
    unsigned short   buffer_size;         /* # of bytes in write buffer     */
    unsigned long    erase_blk_tout;      /* maximum block erase timeout    */
    unsigned long    write_tout;          /* maximum write timeout          */
    unsigned long    buffer_write_tout;   /* maximum buffer write timeout   */
#endif
} flash_info_t;

```

## FLASH.h (2) – (TOPDIR)/include/flash.h

❖ Flash header file (flash error protect flags)

```
#define ERR_OK 0
#define ERR_TIMEOUT 1
#define ERR_NOT_ERASED 2
#define ERR_PROTECTED 4
#define ERR_INVAL 8
#define ERR_ALIGN 16
#define ERR_UNKNOWN_FLASH_VENDOR 32
#define ERR_UNKNOWN_FLASH_TYPE 64
#define ERR_PROG_ERROR 128
```

```
/*-----
 * Protection Flags for flash_protect():
 */
#define FLAG_PROTECT_SET 0x01
#define FLAG_PROTECT_CLEAR 0x02
```

# FLASH.h (3) – (TOPDIR)/include/flash.h

## ❖ Flash header file ( ID & Device ID)

```

#define AMD_MANUFACT      0x00010001      /* AMD      manuf. ID in D23..D16, D7..D0 */
#define FUJ_MANUFACT      0x00040004      /* FUJITSU  manuf. ID in D23..D16, D7..D0 */
#define ATM_MANUFACT      0x001F001F      /* ATMEL    */
#define STM_MANUFACT      0x00200020      /* STM (Thomson) manuf. ID in D23..D16, D7..D0 */
#define SST_MANUFACT      0x00BF00BF      /* SST      manuf. ID in D23..D16, D7..D0 */
#define MT_MANUFACT       0x00890089      /* MT       manuf. ID in D23..D16, D7..D0 */
#define INTEL_MANUFACT     0x00890089      /* INTEL    manuf. ID in D23..D16, D7..D0 */
#define INTEL_ALT_MANU     0x00B000B0      /* alternate INTEL manufacturer ID */
#define MX_MANUFACT       0x00C200C2      /* MXIC     manuf. ID in D23..D16, D7..D0 */
#define TOSH_MANUFACT      0x00980098      /* TOSHIBA  manuf. ID in D23..D16, D7..D0 */

.....

#define AMD_ID_LV800T      0x22DA22DA      /* 29LV800T ID ( 8 M, top boot sector) */
#define AMD_ID_LV800B      0x225B225B      /* 29LV800B ID ( 8 M, bottom boot sect) */

.....

#define FUJI_ID_29F800BA    0x22582258      /* MBM29F800BA ID (8M) */
#define FUJI_ID_29F800TA    0x22D622D6      /* MBM29F800TA ID (8M) */

.....

#define SST_ID_xF800A      0x27812781      /* 39xF800A ID ( 8M = 512K x 16 ) */
#define SST_ID_xF160A      0x27822782      /* 39xF800A ID (16M = 1M x 16 ) */

```



# FLASH.c (1) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c - define

@ bank flash

```
flash_info_t          flash_info[CFG_MAX_FLASH_BANKS];
```

@ Functions prototype

```
/*-----
```

\* Functions

```
*/
```

```
static ulong flash_get_size (vu_long *addr, flash_info_t *info);
```

```
static int write_word (flash_info_t *info, ulong dest, ulong data);
```

```
static void flash_get_offsets (ulong base, flash_info_t *info);
```

@ 16bit flash

command address

data bus width

```
#define ADDR0          0x5555
```

```
#define ADDR1          0x2aaa
```

```
#define FLASH_WORD_SIZE unsigned short
```

# FLASH.c (2) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_init()

```

unsigned long flash_init (void)
{
    unsigned long size;
    int i;
    uint pbcr;
    @ bank flash id .
    for (i=0; i<CFG_MAX_FLASH_BANKS; ++i) {
        flash_info[i].flash_id = FLASH_UNKNOWN;
    }

    @ device id flash read flash size,sector .
    @ FLASH_BASE0_PRELIM : bank0 flash address =>/(TOPDIR)/include/configs/smdk2410.h
    size = flash_get_size((vu_long *)FLASH_BASE0_PRELIM, &flash_info[0]);

    @ flash id read flash " flash" console
    if (flash_info[0].flash_id == FLASH_UNKNOWN) {
        printf ("## Unknown FLASH on Bank 0 - Size = 0x%08lx = %ld MB\n",
            size_b0, size_b0<<20);
    }
}

```

# FLASH.c (3) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_init()

```
if (CFG_MAX_FLASH_BANKS == 1)           @           bank flash           .
{
```

```
@ maker device id 가           sector start address flash_info           .
```

```
flash_get_offsets (FLASH_BASE0_PRELIM, &flash_info[0]);
```

```
@ monitor_flash_len = _armboot_end_data - _armboot_start;=>(TOPDIR)/lib-arm/board.c
```

```
@ monitor(arm_boot)           protection           .(read-only)
```

```
flash_protect(FLAG_PROTECT_SET,
               FLASH_BASE0_PRELIM,
               FLASH_BASE0_PRELIM+monitor_flash_len-1,
               &flash_info[0]);
```

```
@           protection           .(read-only)
```

```
flash_protect(FLAG_PROTECT_SET,
               CFG_ENV_ADDR,
               CFG_ENV_ADDR + CFG_ENV_SIZE - 1,
               &flash_info[0]);
```

```
flash_info[0].size = size;
```

```
}
```

```
else{           panic( "## ERROR – only bank0 support!\n"); }
```

```
return(size);
```

```
}
```



# FLASH.c (4) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_size()

- Flash ID device ID flash sector size
- volatile FLASH\_WORD\_SIZE \*addr2 = (FLASH\_WORD\_SIZE \*)addr;
  - ✓ addr flash base address
  - ✓ addr2 base address volatile type
  - ✓ Volatile :




가



가

- addr2[ADDR0] = (FLASH\_WORD\_SIZE)0x00AA00AA;
  - ✓ Flash base address
  - ✓ ADDR0 => word align offset address
  - ✓ 0x00aa00aa => unlock1 command (32bit data format)



Base

Address

[0x0001]

[0x0002]

[0x2aaa]

[0x5555]

Pa[0x0000]

Pa[0x0002]

Pa[0x0004]


Pa[0x5554]

Pa[0xaaaa]

# FLASH.c (5) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_size()

- Amd flash command cycle a18 – a11 don't care
- , 0x2aaa 0x2aa가 , 0x5555 0x555가
- , SST flash amd flash command address
- Address access
  - ✓  $(*(volatile u16 *) (CFG\_FLASH\_BASE + (0x00000555 << 1))) \Rightarrow \text{amd}$
  - ✓  $(*(volatile u16 *) (CFG\_FLASH\_BASE + (0x000002AA << 1))) \Rightarrow \text{amd}$
  - ✓  $(*(volatile u16 *) (CFG\_FLASH\_BASE + (0x00005555 << 1))) \Rightarrow \text{sst}$
  - ✓  $(*(volatile u16 *) (CFG\_FLASH\_BASE + (0x00002AAA << 1))) \Rightarrow \text{sst}$



# FLASH.c (6) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_size()

```
static ulong flash_get_size (vu_long *addr, flash_info_t *info){
    short i;
    FLASH_WORD_SIZE value;
    ulong base = (ulong)addr;

    volatile FLASH_WORD_SIZE *addr2 = (FLASH_WORD_SIZE *)addr; @ flash base address
    addr2[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command data
    addr2[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command data
    addr2[ADDR0] = (FLASH_WORD_SIZE)0x00900090; @ auto select command data
    value = addr2[0]; @ flash ID read
    switch (value) {
    case (FLASH_WORD_SIZE)AMD_MANUFACT: @ =>AMD, FUJITSU,SST
        info->flash_id = FLASH_MAN_AMD; @flash info
        break;
        ...
    default: @ 가 default
        info->flash_id = FLASH_UNKNOWN;
        info->sector_count = 0;
        info->size = 0;
        return (0); @ id
    }
}
```



# FLASH.c (7) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_size()

```

value = addr2[1];                                @ flash      device ID read
switch (value) {
    ...
case (FLASH_WORD_SIZE)AMD_ID_LV400T:@ Device      .
    info->flash_id += FLASH_AM400T;@flash info  device
    info->sector_count = 11;          @flash info  sector
    info->size = 0x00080000;          @512Kb,flash info  size
    break;
    ...
case (FLASH_WORD_SIZE)SST_ID_xF800A:
    info->flash_id += FLASH_SST800A;
    info->sector_count = 16;
    info->size = 0x00100000;          @1Mb
    break;
    ...
default:
    info->flash_id = FLASH_UNKNOWN;      @device 가 가 maker 가
    return (0);                          @ device id
}

```

# FLASH.c (8) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_size()

```

@sector    start address    flash info    .
...

@flash info    sector    protection bit    flash info    .

    for (i = 0; i < info->sector_count; i++) {
@amd          sector address+2가 가          bit0가 protection    .
@ bit0 =1      protection    . SST          sector protection    .

        addr2 = (volatile FLASH_WORD_SIZE *) (info->start[i]);
    if ((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST)
        info->protect[i] = 0;
    else
        info->protect[i] = addr2[2] & 1;
    }
    /* Prevent writes to uninitialized FLASH.
    if (info->flash_id != FLASH_UNKNOWN) {
@ command cycle          reset command          read cycle    .

        addr2 = (FLASH_WORD_SIZE *) info->start[0];
        *addr2 = (FLASH_WORD_SIZE) 0x00F000F0;          /* reset bank */
    }
    return (info->size);
}

```

# FLASH.c (9) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_offset()

➤ Flash type                      sector    start address                      .

```
static void flash_get_offsets (ulong base, flash_info_t *info)
```

```
{                      int i;
```

```
  @sector    start address table    flash info                      .
```

```
    if (((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST) ||
```

```
        (info->flash_id == FLASH_AM040)){
```

```
        for (i = 0; i < info->sector_count; i++)
```

```
  @SST                      boot sector                      amd                      sector 가                      .
```

```
  @sector size(4Kb -> 512sectors), block(64Kb -> 31blocks)
```

```
        info->start[i] = base + (i * 0x00010000);                      @block size 64Kb
```

```
    } else {
```

```
        if (info->flash_id & FLASH_BTTYPE) {
```

```
  @bottom boot sector type                      base address                      sector    size                      start address                      .
```

```
    info->start[0] = base + 0x00000000;                      @16Kb(0x4000)
```

```
    info->start[1] = base + 0x00004000;                      @8Kb(0x2000)
```

```
    info->start[2] = base + 0x00006000;                      @8Kb(0x2000)
```

```
    info->start[3] = base + 0x00008000;                      @32Kb(0x8000) => 64K(0x10000)
```

```
    for (i = 4; i < info->sector_count; i++) {                      @sector                      loop
```

```
        info->start[i] = base + (i * 0x00010000) - 0x00030000;}
```



# FLASH.c (10) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_get\_offset()

```
@ top boot sector type      flash  base address  size      max. address  sector size
@      boot sector          size      loop      sector  start address  .
@ base => flash base address
@ info->size => flash size
```

```
} else {
    /* set sector offsets for top boot block type */
    i = info->sector_count - 1;
    info->start[i--] = base + info->size - 0x00004000;
    info->start[i--] = base + info->size - 0x00006000;
    info->start[i--] = base + info->size - 0x00008000;
    for (; i >= 0; i--) {
        info->start[i] = base + i * 0x00010000;
    }
}
}
```

# FLASH.c (11) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_print\_info()

- Flash console display .

```
void flash_print_info (flash_info_t *info)
{
    ...
    if (info->flash_id == FLASH_UNKNOWN) {
        printf ("missing or unknown FLASH type\n");
        return; @ flash id error console display .
    }
    switch (info->flash_id & FLASH_VENDMASK) {
    case FLASH_MAN_AMD: printf ("AMD "); break;
        ... @ flash vendor console display . 가 flash
    default: printf ("Unknown Vendor "); break;
    }
    switch (info->flash_id & FLASH_TYPEMASK) {
    case FLASH_AM040: printf ("AM29F040 (512 Kbit, uniform sector size)\n");
                        break;
        ... @ flash part name console display . 가 flash
    default: printf ("Unknown Chip Type\n");
              break;
    }
```

# FLASH.c (12) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_print\_info()

```

@ flash size (KB ) sector console display .
printf (" Size: %ld KB in %d Sectors\n",info->size >> 10, info->sector_count);
printf (" Sector Start Addresses:");
for (i=0; i<info->sector_count; ++i) {
    if (i != (info->sector_count-1))
        size = info->start[i+1] - info->start[i]; @ sector size
    else
        size = info->start[0] + info->size - info->start[i]; @ sector size
    erased = 1;
    flash = (volatile unsigned long *)info->start[i]; @ ??? Unsigned short => test
    size = size >> 2; @ long word access 4 .???? 2 .
    for (k=0; k<size; k++){ @ sector size flash data read data가
        if (*flash++ != 0xffffffff){ erased = 0; break; }
    } @ data가 erased 1 setting .
    if ((i % 5) == 0) printf ("\n "); @ sector 5 display .
    printf (" %08IX%s%s",info->start[i],erased ? " E" : " ",info->protect[i] ? "RO " : " ");
} @ sector start address,Erase ,protect display .
printf ("\n");
return;
} @ 가 32bit flasg . 32bit width .

```



# FLASH.c (13) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_erase()

➤ Flash sector erase . Error = 1, Ok =0 return

```
int flash_erase (flash_info_t *info, int s_first, int s_last)
{
    ...
    if ((s_first < 0) || (s_first > s_last)) {
        if (info->flash_id == FLASH_UNKNOWN) { printf ("- missing\n"); }
        else { printf ("- no sectors to erase\n"); }
        return 1;
    } @ start sector 가 0 start sector가 end sector error .
    if (info->flash_id == FLASH_UNKNOWN) {
        printf ("Can't erase unknown flash type - aborted\n");
        return 1; @ flash id error .
    }
    prot = 0;
    for (sect=s_first; sect<=s_last; ++sect) {
        if (info->protect[sect]) { prot++; }
    }
    if (prot) { printf ("- Warning: %d protected sectors will not be erased!\n",prot); }
    else { printf ("\n"); } @ erase sector가 protect warning .
    l_sect = -1;
```

# FLASH.c (14) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_erase()

```

@ erase time out 가 disable .
flag = disable_interrupts();
@ protect가 sector erase .
for (sect = s_first; sect<=s_last; sect++) {
if (info->protect[sect] == 0) { @ protect가 sector check .
    addr2 = (FLASH_WORD_SIZE *)(info->start[sect]);
@ erase sector start address console display .
    printf("Erasing sector %p\n", addr2);
@ SST flash sector erase command가 block erase command .
    if ((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST) {
        addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
        addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
        addr[ADDR0] = (FLASH_WORD_SIZE)0x00800080; @ erase setup command
        addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
        addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
        addr2[0] = (FLASH_WORD_SIZE)0x00500050; @ block erase command
        for (i=0; i<50; i++) @ SST erase 50ms .
            udelay(1000);
    }
@ addr flash base address . addr2 sector start address .

```

# FLASH.c (15) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_erase()

```

else {
    addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
    addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
    addr[ADDR0] = (FLASH_WORD_SIZE)0x00800080; @ erase setup command
    addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
    addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
    addr2[0] = (FLASH_WORD_SIZE)0x00300030; @ sector erase command
    }

    l_sect = sect;
    wait_for_DQ7(info, sect); @ erase polling check
    }

    if (flag) @ interrupt disable enable .
        enable_interrupts(); @ interrupt enable .
    udelay (1000); @ 1ms .
    addr = (FLASH_WORD_SIZE *)info->start[0]; @ flash base address
    addr[0] = (FLASH_WORD_SIZE)0x00F000F0; @ reset command read cycle
    printf (" done\n");
    return 0;
}

```



# FLASH.c (16) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – wait\_for\_DQ7()

- Time out      flash      data      read      DQ7bit 가 1      set      가      loop      .

```

int wait_for_DQ7(flash_info_t *info, int sect)
{
    ulong start, now, last;
    volatile FLASH_WORD_SIZE *addr = (FLASH_WORD_SIZE *) (info->start[sect]);
    start = get_timer (0);                @ timer      time tick      .
    last = start;
    while ((addr[0] & (FLASH_WORD_SIZE)0x00800080) != (FLASH_WORD_SIZE)0x00800080) {
        if ((now = get_timer(start)) > CFG_FLASH_ERASE_TOUT) {
            printf ("Timeout\n");          @ smdk2410.h      time out
            return -1;                     @ error(-1)      return      .
        }
        if ((now - last) > 1000) {         @ 1      '.' console      display      .
            putc ('.');
```

# FLASH.c (17) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – write\_word()

- Flash long word write .

```
/* return
```

```
* 0 - OK
```

```
* 1 - write timeout
```

```
* 2 - Flash not erased */
```

```
static int write_word (flash_info_t * info, ulong dest, ulong data)
```

```
{
```

```
    volatile FLASH_WORD_SIZE *addr2 = (FLASH_WORD_SIZE *) (info->start[0]);
```

```
    volatile FLASH_WORD_SIZE *dest2 = (FLASH_WORD_SIZE *) dest;
```

```
    volatile FLASH_WORD_SIZE *data2 = (FLASH_WORD_SIZE *) & data;
```

```
    ulong start;
```

```
    int i;
```

```
@ flash          address          가 erase .
```

```
@          erase          0xffff          data masking          data .
```

```
    if ((*((volatile FLASH_WORD_SIZE *) dest) &
```

```
        (FLASH_WORD_SIZE) data) != (FLASH_WORD_SIZE) data) {
```

```
        return (2);          @ flash write          address data가 erase .
```

```
    }
```

# FLASH.c (18) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – write\_word()

```

@long word type  data  word      flash  write  .
for (i = 0; i < 4 / sizeof (FLASH_WORD_SIZE); i++) {
int flag;
@ program write  time out      가                disable      .
flag = disable_interrupts ();
addr2[ADDR0] = (FLASH_WORD_SIZE) 0x00AA00AA;                @ unlock1 command
addr2[ADDR1] = (FLASH_WORD_SIZE) 0x00550055;                @ unlock2 command
addr2[ADDR0] = (FLASH_WORD_SIZE) 0x00A000A0;                @ program command
dest2[i] = data2[i]; @ memory  data  word      destination address      .
if (flag)                @ interrupt  disable      enable      .
    enable_interrupts ();
@ flash  destination address  read  write      d7 bit      .
start = get_timer (0);
while ((dest2[i] & (FLASH_WORD_SIZE) 0x00800080) !=
    (data2[i] & (FLASH_WORD_SIZE) 0x00800080)) {
    if (get_timer (start) > CFG_FLASH_WRITE_TOUT) { return (1); } @ Time out
}
}
return (0); @                write      .
}

```



# FLASH.c (19) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – write\_buff()

➤ Flash cnt memory

```
int write_buff (flash_info_t *info, uchar *src, ulong addr, ulong cnt)
{
    ulong cp, wp, data;
    int i, l, rc;
    wp = (addr & ~3);
    if ((l = addr - wp) != 0) {
        data = 0;
        for (i=0, cp=wp; i<l; ++i, ++cp) {
            data = (data << 8) | (*(uchar *)cp);
        }
        for (; i<4 && cnt>0; ++i) {
            data = (data << 8) | *src++; --cnt; ++cp;
        }
        for (; cnt==0 && i<4; ++i, ++cp) {
            data = (data << 8) | (*(uchar *)cp);
        }
        if ((rc = write_word(info, wp, data)) != 0) { return (rc); }
        wp += 4;
    }
}
```

## FLASH.c (20) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – write\_buff()

@ 2word

while (cnt &gt;= 4) {

data = 0;

@ memory byte

2word

for (i=0; i&lt;4; ++i) {

data = (data &lt;&lt; 8) | \*src++;

}

@ flash 2word

write . 0가

error

return .

if ((rc = write\_word(info, wp, data)) != 0) {

return (rc);

}

@ flash address

word

4

wp += 4;

cnt -= 4;

}

@

byte

count가 0가

(0) return .

if (cnt == 0) {

return (0);

}

## FLASH.c (21) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – write\_buff()

@ 2word

data = 0;

@

byte 2word

8bit shift

for (i=0, cp=wp; i&lt;4 &amp;&amp; cnt&gt;0; ++i, ++cp) {

data = (data &lt;&lt; 8) | \*src++;

--cnt;

}

@ 2word

flash

read

for (; i&lt;4; ++i, ++cp) {

data = (data &lt;&lt; 8) | (\*(uchar \*)cp);

}

@ flash

2word

write

. 0가

error

return

return (write\_word(info, wp, data));

}



```
➤          sector    protect    update
```

```
@ flash      가      flash      protect      overlay      return .
if (info->flash_id == FLASH_UNKNOWN ||
    to < info->start[0] || from > b_end) {
    return;
}
```

# FLASH.c (2) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_protect()

```

for (i=0; i<info->sector_count; ++i) {
    ulong end;          @ sector address
    @ sector address b_end
    end = (i == s_end) ? b_end : info->start[i + 1] - 1;

    @ sector가 가 sector protection update
    @ from(start addr.) <= current sector range >= to(end addr.)
    @ hardware protection software protection
    @ flash_real_protection() - (TOPDIR)/board/smdk2410/flash.c
    if (from <= end && to >= info->start[i]) {
        if (flag & FLAG_PROTECT_CLEAR) { @ protect clear
#ifdef CFG_FLASH_PROTECTION
            flash_real_protect(info, i, 0);
#else
            info->protect[i] = 0;
#endif /* CFG_FLASH_PROTECTION */
        }
        else if (flag & FLAG_PROTECT_SET) { @ protect set
#ifdef CFG_FLASH_PROTECTION
            flash_real_protect(info, i, 1);
#else
            info->protect[i] = 1;
#endif /* CFG_FLASH_PROTECTION */
        }
    } @ hardware protection
}

```

# FLASH.c (3) – (TOPDIR)/common/flash.c

## ❖ Flash.c – flash\_write()

➤ Flash                      cnt                      memory

```

/*-----
* Copy memory to flash.
* Make sure all target addresses are within Flash bounds,
* and no protected sectors are hit.
* Returns:
* ERR_OK                      0 - OK
* ERR_TIMEOUT                1 - write timeout
* ERR_NOT_ERASED             2 - Flash not erased
* ERR_PROTECTED              4 - target range includes protected sectors
* ERR_INVAL                  8 - target address not in Flash memory
* ERR_ALIGN                  16 - target address not aligned on boundary
*                              (only some targets require alignment)
*/ @ (TOPDIR)/include/flash.h    error

int
flash_write (uchar *src, ulong addr, ulong cnt)
{
#ifdef CONFIG_SPD823TS
    return (ERR_TIMEOUT);                      /* any other error codes are possible as well */
#else
    int i;
    ulong        end        = addr + cnt - 1;                      @ end address
    flash_info_t *info_first = addr2info (addr); @ start address                      flash_info 가
    flash_info_t *info_last  = addr2info (end); @end address                      flash_info 가
    flash_info_t *info;
    @                      bank                      flash_info

```



## FLASH.c (4) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_write()

```

@ flash write count 가 0 return .
if (cnt == 0) {
    return (ERR_OK);
}
@ target address flash 가 가 error return .
if (!info_first || !info_last) {
    return (ERR_INVALID);
}

for (info = info_first; info <= info_last; ++info) {
    ulong b_end = info->start[0] + info->size; @ flash end address
    short s_end = info->sector_count - 1; @ sector end number
    for (i=0; i<info->sector_count; ++i) { @ sector loop .
        ulong e_addr = (i == s_end) ? b_end : info->start[i + 1];
        @ sector protect가 set .
        if ((end >= info->start[i]) && (addr < e_addr) &&
            (info->protect[i] != 0) ) {
            @ protect가 set error return .
            return (ERR_PROTECTED);
        }
    }
}

```

## FLASH.c (5) – (TOPDIR)/board/smdk2410/flash.c

## ❖ Flash.c – flash\_write()

```

@      flash write .
for (info = info_first; info <= info_last && cnt>0; ++info) {
    ulong len;
    @ flash size      address      flash size .
    len = info->start[0] + info->size - addr;
    @      flash size가      cnt      flash write .
    @      flash size      write      . ??? Error
    if (len > cnt)
        len = cnt;
    @      start address      len      memory      flash write .
    if ((i = write_buff(info, src, addr, len)) != 0) {
        @ write error      error return .
        return (i);
    }
    cnt -= len;
    addr += len;
    src += len;
}
return (ERR_OK);
#endif /* CONFIG_SPD823TS */
}

```

## FLASH.c (6) – (TOPDIR)/common/flash.c

### ❖ Flash.c – flash\_perror()

- Flash error console display

```
void flash_perror (int err)
{
    switch (err) {
        case ERR_OK:
            break;
        case ERR_TIMEOUT:
            puts ("Timeout writing to Flash\n");
            break;
        case ERR_NOT_ERASED:
            puts ("Flash not Erased\n");
            break;
        case ERR_PROTECTED:
            puts ("Can't write to protected Flash sectors\n");
            break;

            .....

        case ERR_PROG_ERROR:
            puts ("General Flash Programming Error\n");
            break;
        default:
            printf ("%s[%d] FIXME: rc=%d\n", __FILE__, __LINE__, err);
            break;
    }
}
```



**(TOPDIR)/lib\_arm directory**

**Board.c**

...

..

# board.c (1) – (TOPDIR)/lib\_arm/board.c

## ❖ board.c – int(init\_fnc\_t)(void)

### ➤ Board

```
typedef int (init_fnc_t) (void);

init_fnc_t *init_sequence[] = {
@ (TOPDIR)/cpu/arm920t/cpu.c
    cpu_init,
@ (TOPDIR)/board/smdk2410/smdk2410.c
    board_init,
@ (TOPDIR)/cpu/arm920t/interrupts.c
    interrupt_init,
@ (TOPDIR)/common/env_flash.c
    env_init,
@ (TOPDIR)/lib_arm/board.c
    init_baudrate,
@ (TOPDIR)/cpu/arm920t/serial.c
    serial_init,
@ (TOPDIR)/common/console.c
    console_init_f,
@ (TOPDIR)/lib_arm/board.c
    display_banner,
@ (TOPDIR)/board/smdk2410/smdk2410.c
    dram_init,
@ (TOPDIR)/lib_arm/board.c
    display_dram_config,
    NULL,
};
```

@ uboot      end address      .(stack      )  
 @ clock      GPIO      ,kernel      ,I/D cache enable  
 @ console      timer      .  
 @ environment      .  
 @ console      UART      baud rate      .  
 @ console      UART      .  
 @ console      output      .  
 @ uboot version      code,data,stack      console  
 @ sdram start address,size      global struct  
 @ sdram start address,size      console

## board.c (2) – (TOPDIR)/lib\_arm/board.c

### ❖ board.c – start\_armboot()

➤ (start.S) C . MAIN

```
void start_armboot (void)
{
    DECLARE_GLOBAL_DATA_PTR;

    ulong size;
    gd_t gd_data;
    bd_t bd_data;
    init_fnc_t **init_fnc_ptr;
    char *s;

    #if defined(CONFIG_VFD)
        ...
    #endif

    /* Pointer is writable since we allocated a register for it */
    gd = &gd_data;
    memset (gd, 0, sizeof (gd_t));
    gd->bd = &bd_data;
    memset (gd->bd, 0, sizeof (bd_t));
    @ global_data struct data 0
    @ uboot flash size
    monitor_flash_len = _armboot_end_data - _armboot_start;
    @ board
    for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
        if ((*init_fnc_ptr)() != 0) {
            hang ();
        }
    }
}
```



## board.c (3) – (TOPDIR)/lib\_arm/board.c

### ❖ board.c – start\_armboot()

```

/* configure available FLASH banks */
    size = flash_init ();
    display_flash_config (size);

#ifdef CONFIG_VFD
    ...
#else
    @ heap => _armboot_real_end+CFG_MALLOC_LEN(128Kbyte)
    mem_malloc_init (_armboot_real_end);
#endif /* CONFIG_VFD */

#if (CONFIG_COMMANDS & CFG_CMD_NAND)
    ...
#endif

#ifdef CONFIG_HAS_DATAFLASH
    ...
#endif

    /* initialize environment */
    @ flash sdrum copy .
    env_relocate ();

#ifdef CONFIG_VFD
    ...
#endif

```

## board.c (4) – (TOPDIR)/lib\_arm/board.c

### ❖ board.c – start\_armboot()

```

/* IP Address */
bd_data.bi_ip_addr = getenv_IPAddr ("ipaddr");

/* MAC Address */
{
    int i;
    ulong reg;
    char *s, *e;
    uchar tmp[64];

    i = getenv_r ("ethaddr", tmp, sizeof (tmp));
    s = (i > 0) ? tmp : NULL;

    for (reg = 0; reg < 6; ++reg) {
        bd_data.bi_enetaddr[reg] = s ? simple_strtoul (s, &e, 16) : 0;
        if (s)
            s = (*e) ? e + 1 : e;
    }
}
@          device가          .(i2c,lcd,keyboard)
devices_init ();    /* get the devices list going. */

```

## board.c (5) – (TOPDIR)/lib\_arm/board.c

### ❖ board.c – start\_armboot()

```

/* Syscalls are not implemented for ARM. But allocating
 * this allows the console_init routines to work without #ifdefs
 */
syscall_tbl = (void **) malloc (NR_SYSCALLS * sizeof (void *));

```

```

console_init_r ();    /* fully init console as a device */

```

```

#ifdef CONFIG_MISC_INIT_R

```

```

    ...

```

```

#endif

```

```

/* enable exceptions */

```

```

@ interrupt enable . Smdk2410 interrupt .(smdk2410.h)
enable_interrupts ();

```

```

#ifdef CONFIG_DRIVER_CS8900

```

```

    cs8900_get_enetaddr (gd->bd->bi_enetaddr);

```

```

#endif

```

```

#ifdef CONFIG_DRIVER_LAN91C96

```

```

    ...

```

```

#endif /* CONFIG_DRIVER_LAN91C96 */

```



## board.c (6) – (TOPDIR)/lib\_arm/board.c

### ❖ board.c – start\_armboot()

```
/* Initialize from environment */
    if ((s = getenv ("loadaddr")) != NULL) {
        load_addr = simple_strtoul (s, NULL, 16);
    }

#if (CONFIG_COMMANDS & CFG_CMD_NET)
    ...
#endif    /* CFG_CMD_NET */

#ifdef BOARD_POST_INIT
    ...
#endif

    /* main_loop() can return to retry autoboot, if so just run it again. */
    for (;;) {
        main_loop ();        @(TOPDIR)/common/main.c
    }

    /* NOTREACHED - no way out of command loop except booting */
}
```